blob: eaa2fce0fecde4e836def5815e13b619cb5db9ee [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
Brent Casavante08e6c52006-01-26 15:55:52 -08002 * Copyright (c) 2002-2003,2006 Silicon Graphics, Inc. All Rights Reserved.
Linus Torvalds1da177e2005-04-16 15:20:36 -07003 *
4 * This program is free software; you can redistribute it and/or modify it
5 * under the terms of version 2 of the GNU General Public License
6 * as published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope that it would be useful, but
9 * WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
11 *
12 * Further, this software is distributed without any warranty that it is
13 * free of the rightful claim of any third person regarding infringement
14 * or the like. Any license provided herein, whether implied or
15 * otherwise, applies only to this software file. Patent licenses, if
16 * any, provided herein do not apply to combinations of this program with
17 * other software, or any other product whatsoever.
18 *
19 * You should have received a copy of the GNU General Public
20 * License along with this program; if not, write the Free Software
21 * Foundation, Inc., 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
22 *
Linus Torvalds1da177e2005-04-16 15:20:36 -070023 * For further information regarding this notice, see:
24 *
25 * http://oss.sgi.com/projects/GenInfo/NoticeExplan
26 */
27
28#ifndef _ASM_IA64_MACHVEC_SN2_H
29#define _ASM_IA64_MACHVEC_SN2_H
30
31extern ia64_mv_setup_t sn_setup;
32extern ia64_mv_cpu_init_t sn_cpu_init;
33extern ia64_mv_irq_init_t sn_irq_init;
34extern ia64_mv_send_ipi_t sn2_send_IPI;
35extern ia64_mv_timer_interrupt_t sn_timer_interrupt;
36extern ia64_mv_global_tlb_purge_t sn2_global_tlb_purge;
37extern ia64_mv_tlb_migrate_finish_t sn_tlb_migrate_finish;
38extern ia64_mv_local_vector_to_irq sn_local_vector_to_irq;
39extern ia64_mv_pci_get_legacy_mem_t sn_pci_get_legacy_mem;
40extern ia64_mv_pci_legacy_read_t sn_pci_legacy_read;
41extern ia64_mv_pci_legacy_write_t sn_pci_legacy_write;
42extern ia64_mv_inb_t __sn_inb;
43extern ia64_mv_inw_t __sn_inw;
44extern ia64_mv_inl_t __sn_inl;
45extern ia64_mv_outb_t __sn_outb;
46extern ia64_mv_outw_t __sn_outw;
47extern ia64_mv_outl_t __sn_outl;
48extern ia64_mv_mmiowb_t __sn_mmiowb;
49extern ia64_mv_readb_t __sn_readb;
50extern ia64_mv_readw_t __sn_readw;
51extern ia64_mv_readl_t __sn_readl;
52extern ia64_mv_readq_t __sn_readq;
53extern ia64_mv_readb_t __sn_readb_relaxed;
54extern ia64_mv_readw_t __sn_readw_relaxed;
55extern ia64_mv_readl_t __sn_readl_relaxed;
56extern ia64_mv_readq_t __sn_readq_relaxed;
57extern ia64_mv_dma_alloc_coherent sn_dma_alloc_coherent;
58extern ia64_mv_dma_free_coherent sn_dma_free_coherent;
59extern ia64_mv_dma_map_single sn_dma_map_single;
60extern ia64_mv_dma_unmap_single sn_dma_unmap_single;
61extern ia64_mv_dma_map_sg sn_dma_map_sg;
62extern ia64_mv_dma_unmap_sg sn_dma_unmap_sg;
63extern ia64_mv_dma_sync_single_for_cpu sn_dma_sync_single_for_cpu;
64extern ia64_mv_dma_sync_sg_for_cpu sn_dma_sync_sg_for_cpu;
65extern ia64_mv_dma_sync_single_for_device sn_dma_sync_single_for_device;
66extern ia64_mv_dma_sync_sg_for_device sn_dma_sync_sg_for_device;
67extern ia64_mv_dma_mapping_error sn_dma_mapping_error;
68extern ia64_mv_dma_supported sn_dma_supported;
Brent Casavante08e6c52006-01-26 15:55:52 -080069extern ia64_mv_migrate_t sn_migrate;
Zou Nan haia79561132006-12-07 09:51:35 -080070extern ia64_mv_kernel_launch_event_t sn_kernel_launch_event;
Eric W. Biederman3b7d1922006-10-04 02:16:59 -070071extern ia64_mv_setup_msi_irq_t sn_setup_msi_irq;
72extern ia64_mv_teardown_msi_irq_t sn_teardown_msi_irq;
John Keller8ea60912006-10-04 16:49:25 -050073extern ia64_mv_pci_fixup_bus_t sn_pci_fixup_bus;
Mark Maulefd58e552006-04-10 21:17:48 -050074
Linus Torvalds1da177e2005-04-16 15:20:36 -070075
76/*
77 * This stuff has dual use!
78 *
79 * For a generic kernel, the macros are used to initialize the
80 * platform's machvec structure. When compiling a non-generic kernel,
81 * the macros are used directly.
82 */
83#define platform_name "sn2"
84#define platform_setup sn_setup
85#define platform_cpu_init sn_cpu_init
86#define platform_irq_init sn_irq_init
87#define platform_send_ipi sn2_send_IPI
88#define platform_timer_interrupt sn_timer_interrupt
89#define platform_global_tlb_purge sn2_global_tlb_purge
90#define platform_tlb_migrate_finish sn_tlb_migrate_finish
91#define platform_pci_fixup sn_pci_fixup
92#define platform_inb __sn_inb
93#define platform_inw __sn_inw
94#define platform_inl __sn_inl
95#define platform_outb __sn_outb
96#define platform_outw __sn_outw
97#define platform_outl __sn_outl
98#define platform_mmiowb __sn_mmiowb
99#define platform_readb __sn_readb
100#define platform_readw __sn_readw
101#define platform_readl __sn_readl
102#define platform_readq __sn_readq
103#define platform_readb_relaxed __sn_readb_relaxed
104#define platform_readw_relaxed __sn_readw_relaxed
105#define platform_readl_relaxed __sn_readl_relaxed
106#define platform_readq_relaxed __sn_readq_relaxed
107#define platform_local_vector_to_irq sn_local_vector_to_irq
108#define platform_pci_get_legacy_mem sn_pci_get_legacy_mem
109#define platform_pci_legacy_read sn_pci_legacy_read
110#define platform_pci_legacy_write sn_pci_legacy_write
111#define platform_dma_init machvec_noop
112#define platform_dma_alloc_coherent sn_dma_alloc_coherent
113#define platform_dma_free_coherent sn_dma_free_coherent
114#define platform_dma_map_single sn_dma_map_single
115#define platform_dma_unmap_single sn_dma_unmap_single
116#define platform_dma_map_sg sn_dma_map_sg
117#define platform_dma_unmap_sg sn_dma_unmap_sg
118#define platform_dma_sync_single_for_cpu sn_dma_sync_single_for_cpu
119#define platform_dma_sync_sg_for_cpu sn_dma_sync_sg_for_cpu
120#define platform_dma_sync_single_for_device sn_dma_sync_single_for_device
121#define platform_dma_sync_sg_for_device sn_dma_sync_sg_for_device
122#define platform_dma_mapping_error sn_dma_mapping_error
123#define platform_dma_supported sn_dma_supported
Brent Casavante08e6c52006-01-26 15:55:52 -0800124#define platform_migrate sn_migrate
Zou Nan haia79561132006-12-07 09:51:35 -0800125#define platform_kernel_launch_event sn_kernel_launch_event
Mark Maulefd58e552006-04-10 21:17:48 -0500126#ifdef CONFIG_PCI_MSI
Eric W. Biederman3b7d1922006-10-04 02:16:59 -0700127#define platform_setup_msi_irq sn_setup_msi_irq
128#define platform_teardown_msi_irq sn_teardown_msi_irq
Mark Maulefd58e552006-04-10 21:17:48 -0500129#else
Eric W. Biederman3b7d1922006-10-04 02:16:59 -0700130#define platform_setup_msi_irq ((ia64_mv_setup_msi_irq_t*)NULL)
131#define platform_teardown_msi_irq ((ia64_mv_teardown_msi_irq_t*)NULL)
Mark Maulefd58e552006-04-10 21:17:48 -0500132#endif
John Keller8ea60912006-10-04 16:49:25 -0500133#define platform_pci_fixup_bus sn_pci_fixup_bus
Linus Torvalds1da177e2005-04-16 15:20:36 -0700134
135#include <asm/sn/io.h>
136
137#endif /* _ASM_IA64_MACHVEC_SN2_H */