blob: c4ed4c5b6464667d7248e11bba25026cc758fd94 [file] [log] [blame]
Benjamin Herrenschmidt0b05ac62011-04-04 13:46:58 +10001/*
2 * Common definitions accross all variants of ICP and ICS interrupt
3 * controllers.
4 */
5
6#ifndef _XICS_H
7#define _XICS_H
8
Michael Ellermancd852572011-04-14 22:31:58 +00009#include <linux/interrupt.h>
10
Benjamin Herrenschmidt0b05ac62011-04-04 13:46:58 +100011#define XICS_IPI 2
12#define XICS_IRQ_SPURIOUS 0
13
14/* Want a priority other than 0. Various HW issues require this. */
15#define DEFAULT_PRIORITY 5
16
17/*
18 * Mark IPIs as higher priority so we can take them inside interrupts that
19 * arent marked IRQF_DISABLED
20 */
21#define IPI_PRIORITY 4
22
23/* The least favored priority */
24#define LOWEST_PRIORITY 0xFF
25
26/* The number of priorities defined above */
27#define MAX_NUM_PRIORITIES 3
28
29/* Native ICP */
30extern int icp_native_init(void);
31
32/* PAPR ICP */
33extern int icp_hv_init(void);
34
35/* ICP ops */
36struct icp_ops {
37 unsigned int (*get_irq)(void);
38 void (*eoi)(struct irq_data *d);
39 void (*set_priority)(unsigned char prio);
40 void (*teardown_cpu)(void);
41 void (*flush_ipi)(void);
42#ifdef CONFIG_SMP
43 void (*message_pass)(int target, int msg);
44 irq_handler_t ipi_action;
45#endif
46};
47
48extern const struct icp_ops *icp_ops;
49
50/* Native ICS */
51extern int ics_native_init(void);
52
53/* RTAS ICS */
54extern int ics_rtas_init(void);
55
56/* ICS instance, hooked up to chip_data of an irq */
57struct ics {
58 struct list_head link;
59 int (*map)(struct ics *ics, unsigned int virq);
60 void (*mask_unknown)(struct ics *ics, unsigned long vec);
61 long (*get_server)(struct ics *ics, unsigned long vec);
62 char data[];
63};
64
65/* Commons */
66extern unsigned int xics_default_server;
67extern unsigned int xics_default_distrib_server;
68extern unsigned int xics_interrupt_server_size;
69extern struct irq_host *xics_host;
70
71struct xics_cppr {
72 unsigned char stack[MAX_NUM_PRIORITIES];
73 int index;
74};
75
76DECLARE_PER_CPU(struct xics_cppr, xics_cppr);
77
78static inline void xics_push_cppr(unsigned int vec)
79{
80 struct xics_cppr *os_cppr = &__get_cpu_var(xics_cppr);
81
82 if (WARN_ON(os_cppr->index >= MAX_NUM_PRIORITIES - 1))
83 return;
84
85 if (vec == XICS_IPI)
86 os_cppr->stack[++os_cppr->index] = IPI_PRIORITY;
87 else
88 os_cppr->stack[++os_cppr->index] = DEFAULT_PRIORITY;
89}
90
91static inline unsigned char xics_pop_cppr(void)
92{
93 struct xics_cppr *os_cppr = &__get_cpu_var(xics_cppr);
94
95 if (WARN_ON(os_cppr->index < 1))
96 return LOWEST_PRIORITY;
97
98 return os_cppr->stack[--os_cppr->index];
99}
100
101static inline void xics_set_base_cppr(unsigned char cppr)
102{
103 struct xics_cppr *os_cppr = &__get_cpu_var(xics_cppr);
104
105 /* we only really want to set the priority when there's
106 * just one cppr value on the stack
107 */
108 WARN_ON(os_cppr->index != 0);
109
110 os_cppr->stack[0] = cppr;
111}
112
113static inline unsigned char xics_cppr_top(void)
114{
115 struct xics_cppr *os_cppr = &__get_cpu_var(xics_cppr);
116
117 return os_cppr->stack[os_cppr->index];
118}
119
120DECLARE_PER_CPU_SHARED_ALIGNED(unsigned long, xics_ipi_message);
121
122extern void xics_init(void);
123extern void xics_setup_cpu(void);
124extern void xics_update_irq_servers(void);
125extern void xics_set_cpu_giq(unsigned int gserver, unsigned int join);
126extern void xics_mask_unknown_vec(unsigned int vec);
127extern irqreturn_t xics_ipi_dispatch(int cpu);
128extern int xics_smp_probe(void);
129extern void xics_register_ics(struct ics *ics);
130extern void xics_teardown_cpu(void);
131extern void xics_kexec_teardown_cpu(int secondary);
132extern void xics_migrate_irqs_away(void);
133#ifdef CONFIG_SMP
134extern int xics_get_irq_server(unsigned int virq, const struct cpumask *cpumask,
135 unsigned int strict_check);
136#else
137#define xics_get_irq_server(virq, cpumask, strict_check) (xics_default_server)
138#endif
139
140
141#endif /* _XICS_H */