blob: fd4a8625b4ae7508eda6b100de10343687561c83 [file] [log] [blame]
Rod Whitby7e36e2f2008-04-01 10:53:23 +01001/*
2 * arch/arch/mach-ixp4xx/fsg-pci.c
3 *
4 * FSG board-level PCI initialization
5 *
6 * Author: Rod Whitby <rod@whitby.id.au>
7 * Maintainer: http://www.nslu2-linux.org/
8 *
9 * based on ixdp425-pci.c:
10 * Copyright (C) 2002 Intel Corporation.
11 * Copyright (C) 2003-2004 MontaVista Software, Inc.
12 *
13 * This program is free software; you can redistribute it and/or modify
14 * it under the terms of the GNU General Public License version 2 as
15 * published by the Free Software Foundation.
16 *
17 */
18
19#include <linux/pci.h>
20#include <linux/init.h>
21#include <linux/irq.h>
Rod Whitby7e36e2f2008-04-01 10:53:23 +010022#include <asm/mach/pci.h>
23#include <asm/mach-types.h>
24
Krzysztof Hałasa8d3fdf32009-11-17 18:48:23 +010025#define MAX_DEV 3
26#define IRQ_LINES 3
Krzysztof Hałasa914e7bc2009-11-16 22:53:53 +010027
28/* PCI controller GPIO to IRQ pin mappings */
Krzysztof Hałasa8d3fdf32009-11-17 18:48:23 +010029#define INTA 6
30#define INTB 7
31#define INTC 5
Krzysztof Hałasa914e7bc2009-11-16 22:53:53 +010032
Rod Whitby7e36e2f2008-04-01 10:53:23 +010033void __init fsg_pci_preinit(void)
34{
Thomas Gleixner6845664a2011-03-24 13:25:22 +010035 irq_set_irq_type(IXP4XX_GPIO_IRQ(INTA), IRQ_TYPE_LEVEL_LOW);
36 irq_set_irq_type(IXP4XX_GPIO_IRQ(INTB), IRQ_TYPE_LEVEL_LOW);
37 irq_set_irq_type(IXP4XX_GPIO_IRQ(INTC), IRQ_TYPE_LEVEL_LOW);
Rod Whitby7e36e2f2008-04-01 10:53:23 +010038 ixp4xx_pci_preinit();
39}
40
Ralf Baechled5341942011-06-10 15:30:21 +010041static int __init fsg_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
Rod Whitby7e36e2f2008-04-01 10:53:23 +010042{
Krzysztof Hałasa8d3fdf32009-11-17 18:48:23 +010043 static int pci_irq_table[IRQ_LINES] = {
44 IXP4XX_GPIO_IRQ(INTC),
45 IXP4XX_GPIO_IRQ(INTB),
46 IXP4XX_GPIO_IRQ(INTA),
Rod Whitby7e36e2f2008-04-01 10:53:23 +010047 };
48
49 int irq = -1;
Krzysztof Hałasa8d3fdf32009-11-17 18:48:23 +010050 slot -= 11;
Rod Whitby7e36e2f2008-04-01 10:53:23 +010051
Krzysztof Hałasa8d3fdf32009-11-17 18:48:23 +010052 if (slot >= 1 && slot <= MAX_DEV && pin >= 1 && pin <= IRQ_LINES)
53 irq = pci_irq_table[slot - 1];
Rod Whitby7e36e2f2008-04-01 10:53:23 +010054 printk(KERN_INFO "%s: Mapped slot %d pin %d to IRQ %d\n",
55 __func__, slot, pin, irq);
56
57 return irq;
58}
59
60struct hw_pci fsg_pci __initdata = {
61 .nr_controllers = 1,
Russell Kingc23bfc32012-03-10 12:49:16 +000062 .ops = &ixp4xx_ops,
Rod Whitby7e36e2f2008-04-01 10:53:23 +010063 .preinit = fsg_pci_preinit,
Rod Whitby7e36e2f2008-04-01 10:53:23 +010064 .setup = ixp4xx_setup,
Rod Whitby7e36e2f2008-04-01 10:53:23 +010065 .map_irq = fsg_map_irq,
66};
67
68int __init fsg_pci_init(void)
69{
70 if (machine_is_fsg())
71 pci_common_init(&fsg_pci);
72 return 0;
73}
74
75subsys_initcall(fsg_pci_init);