Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.9 / 24d3194a2c9bc4d2315117915d4d22c395c07fd5 / . / arch / arm / mach-omap2 / vc.h
blob: 4e1913748d2a02461b9d686ac352dfcf7a64972d [file] [log] [blame]
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]1/*
2 * OMAP3/4 Voltage Controller (VC) structure and macro definitions
3 *
4 * Copyright (C) 2007, 2010 Texas Instruments, Inc.
5 * Rajendra Nayak <rnayak@ti.com>
6 * Lesly A M <x0080970@ti.com>
7 * Thara Gopinath <thara@ti.com>
8 *
9 * Copyright (C) 2008, 2011 Nokia Corporation
10 * Kalle Jokiniemi
11 * Paul Walmsley
12 *
13 * This program is free software; you can redistribute it and/or
14 * modify it under the terms of the GNU General Public License version
15 * 2 as published by the Free Software Foundation.
16 */
17#ifndef __ARCH_ARM_MACH_OMAP2_VC_H
18#define __ARCH_ARM_MACH_OMAP2_VC_H
19
20#include <linux/kernel.h>
21
Kevin Hilmanccd5ca72011-03-21 14:08:55 -0700[diff] [blame]22struct voltagedomain;
23
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]24/**
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]25 * struct omap_vc_common - per-VC register/bitfield data
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]26 * @cmd_on_mask: ON bitmask in PRM_VC_CMD_VAL* register
27 * @valid: VALID bitmask in PRM_VC_BYPASS_VAL register
28 * @smps_sa_reg: Offset of PRM_VC_SMPS_SA reg from PRM start
29 * @smps_volra_reg: Offset of PRM_VC_SMPS_VOL_RA reg from PRM start
Kevin Hilmane4e021c2011-06-09 11:01:55 -0700[diff] [blame]30 * @smps_cmdra_reg: Offset of PRM_VC_SMPS_CMD_RA reg from PRM start
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]31 * @bypass_val_reg: Offset of PRM_VC_BYPASS_VAL reg from PRM start
32 * @data_shift: DATA field shift in PRM_VC_BYPASS_VAL register
33 * @slaveaddr_shift: SLAVEADDR field shift in PRM_VC_BYPASS_VAL register
34 * @regaddr_shift: REGADDR field shift in PRM_VC_BYPASS_VAL register
35 * @cmd_on_shift: ON field shift in PRM_VC_CMD_VAL_* register
36 * @cmd_onlp_shift: ONLP field shift in PRM_VC_CMD_VAL_* register
37 * @cmd_ret_shift: RET field shift in PRM_VC_CMD_VAL_* register
38 * @cmd_off_shift: OFF field shift in PRM_VC_CMD_VAL_* register
39 *
40 * XXX One of cmd_on_mask and cmd_on_shift are not needed
41 * XXX VALID should probably be a shift, not a mask
42 */
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]43struct omap_vc_common {
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]44 u32 cmd_on_mask;
45 u32 valid;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]46 u8 smps_sa_reg;
47 u8 smps_volra_reg;
Kevin Hilmane4e021c2011-06-09 11:01:55 -0700[diff] [blame]48 u8 smps_cmdra_reg;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]49 u8 bypass_val_reg;
50 u8 data_shift;
51 u8 slaveaddr_shift;
52 u8 regaddr_shift;
53 u8 cmd_on_shift;
54 u8 cmd_onlp_shift;
55 u8 cmd_ret_shift;
56 u8 cmd_off_shift;
Kevin Hilman24d31942011-03-29 15:57:16 -0700[diff] [blame^]57 u8 cfg_channel_reg;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]58};
59
Kevin Hilman24d31942011-03-29 15:57:16 -0700[diff] [blame^]60/* omap_vc_channel.flags values */
61#define OMAP_VC_CHANNEL_DEFAULT BIT(0)
62
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]63/**
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]64 * struct omap_vc_channel - VC per-instance data
Kevin Hilmanba112a42011-03-29 14:02:36 -0700[diff] [blame]65 * @i2c_slave_addr: I2C slave address of PMIC for this VC channel
Kevin Hilmane4e021c2011-06-09 11:01:55 -0700[diff] [blame]66 * @volt_reg_addr: voltage configuration register address
67 * @cmd_reg_addr: command configuration register address
Kevin Hilman5892bb12011-03-29 14:36:04 -0700[diff] [blame]68 * @setup_time: setup time (in sys_clk cycles) of regulator for this channel
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]69 * @common: pointer to VC common data for this platform
Kevin Hilmanba112a42011-03-29 14:02:36 -0700[diff] [blame]70 * @smps_sa_mask: i2c slave address bitmask in the PRM_VC_SMPS_SA register
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]71 * @smps_volra_mask: VOLRA* bitmask in the PRM_VC_VOL_RA register
Kevin Hilmane4e021c2011-06-09 11:01:55 -0700[diff] [blame]72 * @smps_cmdra_mask: CMDRA* bitmask in the PRM_VC_CMD_RA register
73 * @cmdval_reg: register for on/ret/off voltage level values for this channel
Kevin Hilman24d31942011-03-29 15:57:16 -0700[diff] [blame^]74 * @flags: VC channel-specific flags (optional)
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]75 */
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]76struct omap_vc_channel {
Kevin Hilmanba112a42011-03-29 14:02:36 -0700[diff] [blame]77 /* channel state */
78 u16 i2c_slave_addr;
Kevin Hilmane4e021c2011-06-09 11:01:55 -0700[diff] [blame]79 u16 volt_reg_addr;
80 u16 cmd_reg_addr;
Kevin Hilman5892bb12011-03-29 14:36:04 -0700[diff] [blame]81 u16 setup_time;
Kevin Hilman24d31942011-03-29 15:57:16 -0700[diff] [blame^]82 u8 cfg_channel;
Kevin Hilmanba112a42011-03-29 14:02:36 -0700[diff] [blame]83
84 /* register access data */
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]85 const struct omap_vc_common *common;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]86 u32 smps_sa_mask;
87 u32 smps_volra_mask;
Kevin Hilmane4e021c2011-06-09 11:01:55 -0700[diff] [blame]88 u32 smps_cmdra_mask;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]89 u8 cmdval_reg;
Kevin Hilman24d31942011-03-29 15:57:16 -0700[diff] [blame^]90 u8 cfg_channel_sa_shift;
91 u8 flags;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]92};
93
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]94extern struct omap_vc_channel omap3_vc_mpu;
95extern struct omap_vc_channel omap3_vc_core;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]96
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]97extern struct omap_vc_channel omap4_vc_mpu;
98extern struct omap_vc_channel omap4_vc_iva;
99extern struct omap_vc_channel omap4_vc_core;
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]100
Kevin Hilmanccd5ca72011-03-21 14:08:55 -0700[diff] [blame]101void omap_vc_init_channel(struct voltagedomain *voltdm);
102int omap_vc_pre_scale(struct voltagedomain *voltdm,
103 unsigned long target_volt,
104 u8 *target_vsel, u8 *current_vsel);
105void omap_vc_post_scale(struct voltagedomain *voltdm,
106 unsigned long target_volt,
107 u8 target_vsel, u8 current_vsel);
Kevin Hilmand84adcf2011-03-22 16:14:57 -0700[diff] [blame]108int omap_vc_bypass_scale(struct voltagedomain *voltdm,
109 unsigned long target_volt);
Kevin Hilmanccd5ca72011-03-21 14:08:55 -0700[diff] [blame]110
Paul Walmsleyc0718df2011-03-10 22:17:45 -0700[diff] [blame]111#endif
112