blob: 616f5aef3c26c7ad24334b1291d7d8178ef76ede [file] [log] [blame]
Prashant Gaikwadece70092013-03-20 17:30:34 +05301/*
2 * Copyright (c) 2013 NVIDIA CORPORATION. All rights reserved.
3 *
4 * This program is free software; you can redistribute it and/or modify it
5 * under the terms and conditions of the GNU General Public License,
6 * version 2, as published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope it will be useful, but WITHOUT
9 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
11 * more details.
12 *
13 * You should have received a copy of the GNU General Public License
14 * along with this program. If not, see <http://www.gnu.org/licenses/>.
15 */
16
17#include <linux/clk.h>
18#include <linux/clk-provider.h>
19#include <linux/err.h>
20#include <linux/slab.h>
21
22#define to_clk_composite(_hw) container_of(_hw, struct clk_composite, hw)
23
24static u8 clk_composite_get_parent(struct clk_hw *hw)
25{
26 struct clk_composite *composite = to_clk_composite(hw);
27 const struct clk_ops *mux_ops = composite->mux_ops;
28 struct clk_hw *mux_hw = composite->mux_hw;
29
Javier Martinez Canillas4e907ef2015-02-12 14:58:30 +010030 __clk_hw_set_clk(mux_hw, hw);
Prashant Gaikwadece70092013-03-20 17:30:34 +053031
32 return mux_ops->get_parent(mux_hw);
33}
34
35static int clk_composite_set_parent(struct clk_hw *hw, u8 index)
36{
37 struct clk_composite *composite = to_clk_composite(hw);
38 const struct clk_ops *mux_ops = composite->mux_ops;
39 struct clk_hw *mux_hw = composite->mux_hw;
40
Javier Martinez Canillas4e907ef2015-02-12 14:58:30 +010041 __clk_hw_set_clk(mux_hw, hw);
Prashant Gaikwadece70092013-03-20 17:30:34 +053042
43 return mux_ops->set_parent(mux_hw, index);
44}
45
46static unsigned long clk_composite_recalc_rate(struct clk_hw *hw,
47 unsigned long parent_rate)
48{
49 struct clk_composite *composite = to_clk_composite(hw);
Mike Turquetted3a1c7b2013-04-11 11:31:36 -070050 const struct clk_ops *rate_ops = composite->rate_ops;
51 struct clk_hw *rate_hw = composite->rate_hw;
Prashant Gaikwadece70092013-03-20 17:30:34 +053052
Javier Martinez Canillas4e907ef2015-02-12 14:58:30 +010053 __clk_hw_set_clk(rate_hw, hw);
Prashant Gaikwadece70092013-03-20 17:30:34 +053054
Mike Turquetted3a1c7b2013-04-11 11:31:36 -070055 return rate_ops->recalc_rate(rate_hw, parent_rate);
Prashant Gaikwadece70092013-03-20 17:30:34 +053056}
57
Emilio López107f3192013-09-14 21:37:59 -030058static long clk_composite_determine_rate(struct clk_hw *hw, unsigned long rate,
Tomeu Vizoso1c8e6002015-01-23 12:03:31 +010059 unsigned long min_rate,
60 unsigned long max_rate,
Emilio López107f3192013-09-14 21:37:59 -030061 unsigned long *best_parent_rate,
Tomeu Vizoso646cafc2014-12-02 08:54:22 +010062 struct clk_hw **best_parent_p)
Emilio López107f3192013-09-14 21:37:59 -030063{
64 struct clk_composite *composite = to_clk_composite(hw);
65 const struct clk_ops *rate_ops = composite->rate_ops;
66 const struct clk_ops *mux_ops = composite->mux_ops;
67 struct clk_hw *rate_hw = composite->rate_hw;
68 struct clk_hw *mux_hw = composite->mux_hw;
Boris BREZILLON3eb635f2014-07-03 01:56:45 +020069 struct clk *parent;
70 unsigned long parent_rate;
71 long tmp_rate, best_rate = 0;
72 unsigned long rate_diff;
73 unsigned long best_rate_diff = ULONG_MAX;
74 int i;
Emilio López107f3192013-09-14 21:37:59 -030075
76 if (rate_hw && rate_ops && rate_ops->determine_rate) {
Javier Martinez Canillas4e907ef2015-02-12 14:58:30 +010077 __clk_hw_set_clk(rate_hw, hw);
Tomeu Vizoso1c8e6002015-01-23 12:03:31 +010078 return rate_ops->determine_rate(rate_hw, rate, min_rate,
79 max_rate,
80 best_parent_rate,
Emilio López107f3192013-09-14 21:37:59 -030081 best_parent_p);
Boris BREZILLON3eb635f2014-07-03 01:56:45 +020082 } else if (rate_hw && rate_ops && rate_ops->round_rate &&
83 mux_hw && mux_ops && mux_ops->set_parent) {
84 *best_parent_p = NULL;
85
86 if (__clk_get_flags(hw->clk) & CLK_SET_RATE_NO_REPARENT) {
Tomeu Vizoso646cafc2014-12-02 08:54:22 +010087 parent = clk_get_parent(mux_hw->clk);
88 *best_parent_p = __clk_get_hw(parent);
89 *best_parent_rate = __clk_get_rate(parent);
Boris BREZILLON3eb635f2014-07-03 01:56:45 +020090
91 return rate_ops->round_rate(rate_hw, rate,
92 best_parent_rate);
93 }
94
95 for (i = 0; i < __clk_get_num_parents(mux_hw->clk); i++) {
96 parent = clk_get_parent_by_index(mux_hw->clk, i);
97 if (!parent)
98 continue;
99
100 parent_rate = __clk_get_rate(parent);
101
102 tmp_rate = rate_ops->round_rate(rate_hw, rate,
103 &parent_rate);
104 if (tmp_rate < 0)
105 continue;
106
107 rate_diff = abs(rate - tmp_rate);
108
109 if (!rate_diff || !*best_parent_p
110 || best_rate_diff > rate_diff) {
Tomeu Vizoso646cafc2014-12-02 08:54:22 +0100111 *best_parent_p = __clk_get_hw(parent);
Boris BREZILLON3eb635f2014-07-03 01:56:45 +0200112 *best_parent_rate = parent_rate;
113 best_rate_diff = rate_diff;
114 best_rate = tmp_rate;
115 }
116
117 if (!rate_diff)
118 return rate;
119 }
120
121 return best_rate;
Emilio López107f3192013-09-14 21:37:59 -0300122 } else if (mux_hw && mux_ops && mux_ops->determine_rate) {
Javier Martinez Canillas4e907ef2015-02-12 14:58:30 +0100123 __clk_hw_set_clk(mux_hw, hw);
Tomeu Vizoso1c8e6002015-01-23 12:03:31 +0100124 return mux_ops->determine_rate(mux_hw, rate, min_rate,
125 max_rate, best_parent_rate,
Emilio López107f3192013-09-14 21:37:59 -0300126 best_parent_p);
127 } else {
128 pr_err("clk: clk_composite_determine_rate function called, but no mux or rate callback set!\n");
129 return 0;
130 }
131}
132
Prashant Gaikwadece70092013-03-20 17:30:34 +0530133static long clk_composite_round_rate(struct clk_hw *hw, unsigned long rate,
134 unsigned long *prate)
135{
136 struct clk_composite *composite = to_clk_composite(hw);
Mike Turquetted3a1c7b2013-04-11 11:31:36 -0700137 const struct clk_ops *rate_ops = composite->rate_ops;
138 struct clk_hw *rate_hw = composite->rate_hw;
Prashant Gaikwadece70092013-03-20 17:30:34 +0530139
Javier Martinez Canillas4e907ef2015-02-12 14:58:30 +0100140 __clk_hw_set_clk(rate_hw, hw);
Prashant Gaikwadece70092013-03-20 17:30:34 +0530141
Mike Turquetted3a1c7b2013-04-11 11:31:36 -0700142 return rate_ops->round_rate(rate_hw, rate, prate);
Prashant Gaikwadece70092013-03-20 17:30:34 +0530143}
144
145static int clk_composite_set_rate(struct clk_hw *hw, unsigned long rate,
146 unsigned long parent_rate)
147{
148 struct clk_composite *composite = to_clk_composite(hw);
Mike Turquetted3a1c7b2013-04-11 11:31:36 -0700149 const struct clk_ops *rate_ops = composite->rate_ops;
150 struct clk_hw *rate_hw = composite->rate_hw;
Prashant Gaikwadece70092013-03-20 17:30:34 +0530151
Javier Martinez Canillas4e907ef2015-02-12 14:58:30 +0100152 __clk_hw_set_clk(rate_hw, hw);
Prashant Gaikwadece70092013-03-20 17:30:34 +0530153
Mike Turquetted3a1c7b2013-04-11 11:31:36 -0700154 return rate_ops->set_rate(rate_hw, rate, parent_rate);
Prashant Gaikwadece70092013-03-20 17:30:34 +0530155}
156
157static int clk_composite_is_enabled(struct clk_hw *hw)
158{
159 struct clk_composite *composite = to_clk_composite(hw);
160 const struct clk_ops *gate_ops = composite->gate_ops;
161 struct clk_hw *gate_hw = composite->gate_hw;
162
Javier Martinez Canillas4e907ef2015-02-12 14:58:30 +0100163 __clk_hw_set_clk(gate_hw, hw);
Prashant Gaikwadece70092013-03-20 17:30:34 +0530164
165 return gate_ops->is_enabled(gate_hw);
166}
167
168static int clk_composite_enable(struct clk_hw *hw)
169{
170 struct clk_composite *composite = to_clk_composite(hw);
171 const struct clk_ops *gate_ops = composite->gate_ops;
172 struct clk_hw *gate_hw = composite->gate_hw;
173
Javier Martinez Canillas4e907ef2015-02-12 14:58:30 +0100174 __clk_hw_set_clk(gate_hw, hw);
Prashant Gaikwadece70092013-03-20 17:30:34 +0530175
176 return gate_ops->enable(gate_hw);
177}
178
179static void clk_composite_disable(struct clk_hw *hw)
180{
181 struct clk_composite *composite = to_clk_composite(hw);
182 const struct clk_ops *gate_ops = composite->gate_ops;
183 struct clk_hw *gate_hw = composite->gate_hw;
184
Javier Martinez Canillas4e907ef2015-02-12 14:58:30 +0100185 __clk_hw_set_clk(gate_hw, hw);
Prashant Gaikwadece70092013-03-20 17:30:34 +0530186
187 gate_ops->disable(gate_hw);
188}
189
190struct clk *clk_register_composite(struct device *dev, const char *name,
Sascha Hauer2893c372015-03-31 20:16:52 +0200191 const char * const *parent_names, int num_parents,
Prashant Gaikwadece70092013-03-20 17:30:34 +0530192 struct clk_hw *mux_hw, const struct clk_ops *mux_ops,
Mike Turquetted3a1c7b2013-04-11 11:31:36 -0700193 struct clk_hw *rate_hw, const struct clk_ops *rate_ops,
Prashant Gaikwadece70092013-03-20 17:30:34 +0530194 struct clk_hw *gate_hw, const struct clk_ops *gate_ops,
195 unsigned long flags)
196{
197 struct clk *clk;
198 struct clk_init_data init;
199 struct clk_composite *composite;
200 struct clk_ops *clk_composite_ops;
201
202 composite = kzalloc(sizeof(*composite), GFP_KERNEL);
Stephen Boydd122db72015-05-14 16:47:10 -0700203 if (!composite)
Prashant Gaikwadece70092013-03-20 17:30:34 +0530204 return ERR_PTR(-ENOMEM);
Prashant Gaikwadece70092013-03-20 17:30:34 +0530205
206 init.name = name;
207 init.flags = flags | CLK_IS_BASIC;
208 init.parent_names = parent_names;
209 init.num_parents = num_parents;
210
211 clk_composite_ops = &composite->ops;
212
213 if (mux_hw && mux_ops) {
Heiko Stübner0c02cf22014-07-03 01:57:30 +0200214 if (!mux_ops->get_parent) {
Prashant Gaikwadece70092013-03-20 17:30:34 +0530215 clk = ERR_PTR(-EINVAL);
216 goto err;
217 }
218
219 composite->mux_hw = mux_hw;
220 composite->mux_ops = mux_ops;
221 clk_composite_ops->get_parent = clk_composite_get_parent;
Heiko Stübner0c02cf22014-07-03 01:57:30 +0200222 if (mux_ops->set_parent)
223 clk_composite_ops->set_parent = clk_composite_set_parent;
Emilio López107f3192013-09-14 21:37:59 -0300224 if (mux_ops->determine_rate)
225 clk_composite_ops->determine_rate = clk_composite_determine_rate;
Prashant Gaikwadece70092013-03-20 17:30:34 +0530226 }
227
Mike Turquetted3a1c7b2013-04-11 11:31:36 -0700228 if (rate_hw && rate_ops) {
Mike Turquettef363e212013-04-11 11:31:37 -0700229 if (!rate_ops->recalc_rate) {
Prashant Gaikwadece70092013-03-20 17:30:34 +0530230 clk = ERR_PTR(-EINVAL);
231 goto err;
232 }
Mike Turquette5a994e12014-07-03 01:58:14 +0200233 clk_composite_ops->recalc_rate = clk_composite_recalc_rate;
Prashant Gaikwadece70092013-03-20 17:30:34 +0530234
Mike Turquette5a994e12014-07-03 01:58:14 +0200235 if (rate_ops->determine_rate)
236 clk_composite_ops->determine_rate =
237 clk_composite_determine_rate;
238 else if (rate_ops->round_rate)
239 clk_composite_ops->round_rate =
240 clk_composite_round_rate;
241
242 /* .set_rate requires either .round_rate or .determine_rate */
243 if (rate_ops->set_rate) {
244 if (rate_ops->determine_rate || rate_ops->round_rate)
245 clk_composite_ops->set_rate =
246 clk_composite_set_rate;
247 else
248 WARN(1, "%s: missing round_rate op is required\n",
249 __func__);
Mike Turquettef363e212013-04-11 11:31:37 -0700250 }
251
Mike Turquetted3a1c7b2013-04-11 11:31:36 -0700252 composite->rate_hw = rate_hw;
253 composite->rate_ops = rate_ops;
Prashant Gaikwadece70092013-03-20 17:30:34 +0530254 }
255
256 if (gate_hw && gate_ops) {
257 if (!gate_ops->is_enabled || !gate_ops->enable ||
258 !gate_ops->disable) {
259 clk = ERR_PTR(-EINVAL);
260 goto err;
261 }
262
263 composite->gate_hw = gate_hw;
264 composite->gate_ops = gate_ops;
265 clk_composite_ops->is_enabled = clk_composite_is_enabled;
266 clk_composite_ops->enable = clk_composite_enable;
267 clk_composite_ops->disable = clk_composite_disable;
268 }
269
270 init.ops = clk_composite_ops;
271 composite->hw.init = &init;
272
273 clk = clk_register(dev, &composite->hw);
274 if (IS_ERR(clk))
275 goto err;
276
277 if (composite->mux_hw)
278 composite->mux_hw->clk = clk;
279
Mike Turquetted3a1c7b2013-04-11 11:31:36 -0700280 if (composite->rate_hw)
281 composite->rate_hw->clk = clk;
Prashant Gaikwadece70092013-03-20 17:30:34 +0530282
283 if (composite->gate_hw)
284 composite->gate_hw->clk = clk;
285
286 return clk;
287
288err:
289 kfree(composite);
290 return clk;
291}