blob: a48f815bc56bf512715f69095347de93a0062970 [file] [log] [blame]
Mark Greer4dbf5052016-01-13 14:07:47 -07001/**
2 * Copyright (c) 2015-2016 Google Inc.
3 * All rights reserved.
4 *
5 * Redistribution and use in source and binary forms, with or without
6 * modification, are permitted provided that the following conditions are met:
7 * 1. Redistributions of source code must retain the above copyright notice,
8 * this list of conditions and the following disclaimer.
9 * 2. Redistributions in binary form must reproduce the above copyright notice,
10 * this list of conditions and the following disclaimer in the documentation
11 * and/or other materials provided with the distribution.
12 * 3. Neither the name of the copyright holder nor the names of its
13 * contributors may be used to endorse or promote products derived from this
14 * software without specific prior written permission.
15 *
16 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
17 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
18 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
19 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
20 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
21 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
22 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
23 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
24 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
25 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
26 * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
27 */
28/*
29 * This is a special protocol for configuring communication over the
30 * I2S bus between the DSP on the MSM8994 and APBridgeA. Therefore,
31 * we can predefine several low-level attributes of the communication
32 * because we know that they are supported. In particular, the following
33 * assumptions are made:
34 * - there are two channels (i.e., stereo)
35 * - the low-level protocol is I2S as defined by Philips/NXP
36 * - the DSP on the MSM8994 is the clock master for MCLK, BCLK, and WCLK
37 * - WCLK changes on the falling edge of BCLK
38 * - WCLK low for left channel; high for right channel
39 * - TX data is sent on the falling edge of BCLK
40 * - RX data is received/latched on the rising edge of BCLK
41 */
42
43#ifndef __AUDIO_APBRIDGEA_H
44#define __AUDIO_APBRIDGEA_H
45
46#define AUDIO_APBRIDGEA_TYPE_SET_CONFIG 0x01
47#define AUDIO_APBRIDGEA_TYPE_REGISTER_CPORT 0x02
48#define AUDIO_APBRIDGEA_TYPE_UNREGISTER_CPORT 0x03
49#define AUDIO_APBRIDGEA_TYPE_SET_TX_DATA_SIZE 0x04
50#define AUDIO_APBRIDGEA_TYPE_GET_TX_DELAY 0x05
Mark Greer5bbe14b2016-02-29 15:31:02 -070051#define AUDIO_APBRIDGEA_TYPE_PREPARE_TX 0x06
52#define AUDIO_APBRIDGEA_TYPE_START_TX 0x07
53#define AUDIO_APBRIDGEA_TYPE_STOP_TX 0x08
54#define AUDIO_APBRIDGEA_TYPE_SHUTDOWN_TX 0x09
55#define AUDIO_APBRIDGEA_TYPE_SET_RX_DATA_SIZE 0x0a
56#define AUDIO_APBRIDGEA_TYPE_GET_RX_DELAY 0x0b
57#define AUDIO_APBRIDGEA_TYPE_PREPARE_RX 0x0c
58#define AUDIO_APBRIDGEA_TYPE_START_RX 0x0d
59#define AUDIO_APBRIDGEA_TYPE_STOP_RX 0x0e
60#define AUDIO_APBRIDGEA_TYPE_SHUTDOWN_RX 0x0f
Mark Greer4dbf5052016-01-13 14:07:47 -070061
62#define AUDIO_APBRIDGEA_PCM_FMT_8 BIT(0)
63#define AUDIO_APBRIDGEA_PCM_FMT_16 BIT(1)
64#define AUDIO_APBRIDGEA_PCM_FMT_24 BIT(2)
65#define AUDIO_APBRIDGEA_PCM_FMT_32 BIT(3)
66#define AUDIO_APBRIDGEA_PCM_FMT_64 BIT(4)
67
68#define AUDIO_APBRIDGEA_PCM_RATE_5512 BIT(0)
69#define AUDIO_APBRIDGEA_PCM_RATE_8000 BIT(1)
70#define AUDIO_APBRIDGEA_PCM_RATE_11025 BIT(2)
71#define AUDIO_APBRIDGEA_PCM_RATE_16000 BIT(3)
72#define AUDIO_APBRIDGEA_PCM_RATE_22050 BIT(4)
73#define AUDIO_APBRIDGEA_PCM_RATE_32000 BIT(5)
74#define AUDIO_APBRIDGEA_PCM_RATE_44100 BIT(6)
75#define AUDIO_APBRIDGEA_PCM_RATE_48000 BIT(7)
76#define AUDIO_APBRIDGEA_PCM_RATE_64000 BIT(8)
77#define AUDIO_APBRIDGEA_PCM_RATE_88200 BIT(9)
78#define AUDIO_APBRIDGEA_PCM_RATE_96000 BIT(10)
79#define AUDIO_APBRIDGEA_PCM_RATE_176400 BIT(11)
80#define AUDIO_APBRIDGEA_PCM_RATE_192000 BIT(12)
81
Mark Greer4a8e5192016-02-26 17:04:36 -070082#define AUDIO_APBRIDGEA_DIRECTION_TX BIT(0)
83#define AUDIO_APBRIDGEA_DIRECTION_RX BIT(1)
84
Mark Greer4dbf5052016-01-13 14:07:47 -070085/* The I2S port is passed in the 'index' parameter of the USB request */
86/* The CPort is passed in the 'value' parameter of the USB request */
87
88struct audio_apbridgea_hdr {
89 __u8 type;
90 __le16 i2s_port;
91 __u8 data[0];
92} __packed;
93
94struct audio_apbridgea_set_config_request {
95 struct audio_apbridgea_hdr hdr;
96 __le32 format; /* AUDIO_APBRIDGEA_PCM_FMT_* */
97 __le32 rate; /* AUDIO_APBRIDGEA_PCM_RATE_* */
98 __le32 mclk_freq; /* XXX Remove? */
99} __packed;
100
101struct audio_apbridgea_register_cport_request {
102 struct audio_apbridgea_hdr hdr;
103 __le16 cport;
Mark Greer4a8e5192016-02-26 17:04:36 -0700104 __u8 direction;
Mark Greer4dbf5052016-01-13 14:07:47 -0700105} __packed;
106
107struct audio_apbridgea_unregister_cport_request {
108 struct audio_apbridgea_hdr hdr;
109 __le16 cport;
Mark Greer4a8e5192016-02-26 17:04:36 -0700110 __u8 direction;
Mark Greer4dbf5052016-01-13 14:07:47 -0700111} __packed;
112
113struct audio_apbridgea_set_tx_data_size_request {
114 struct audio_apbridgea_hdr hdr;
115 __le16 size;
116} __packed;
117
118struct audio_apbridgea_get_tx_delay_request {
119 struct audio_apbridgea_hdr hdr;
120} __packed;
121
122struct audio_apbridgea_get_tx_delay_response {
123 struct audio_apbridgea_hdr hdr;
124 __le16 delay;
125} __packed;
126
Mark Greer5bbe14b2016-02-29 15:31:02 -0700127struct audio_apbridgea_prepare_tx_request {
128 struct audio_apbridgea_hdr hdr;
129} __packed;
130
Mark Greer4dbf5052016-01-13 14:07:47 -0700131struct audio_apbridgea_start_tx_request {
132 struct audio_apbridgea_hdr hdr;
133 __le64 timestamp;
134} __packed;
135
136struct audio_apbridgea_stop_tx_request {
137 struct audio_apbridgea_hdr hdr;
138} __packed;
139
Mark Greer5bbe14b2016-02-29 15:31:02 -0700140struct audio_apbridgea_shutdown_tx_request {
141 struct audio_apbridgea_hdr hdr;
142} __packed;
143
Mark Greer4dbf5052016-01-13 14:07:47 -0700144struct audio_apbridgea_set_rx_data_size_request {
145 struct audio_apbridgea_hdr hdr;
146 __le16 size;
147} __packed;
148
149struct audio_apbridgea_get_rx_delay_request {
150 struct audio_apbridgea_hdr hdr;
151} __packed;
152
153struct audio_apbridgea_get_rx_delay_response {
154 struct audio_apbridgea_hdr hdr;
155 __le16 delay;
156} __packed;
157
Mark Greer5bbe14b2016-02-29 15:31:02 -0700158struct audio_apbridgea_prepare_rx_request {
159 struct audio_apbridgea_hdr hdr;
160} __packed;
161
Mark Greer4dbf5052016-01-13 14:07:47 -0700162struct audio_apbridgea_start_rx_request {
163 struct audio_apbridgea_hdr hdr;
164} __packed;
165
166struct audio_apbridgea_stop_rx_request {
167 struct audio_apbridgea_hdr hdr;
168} __packed;
169
Mark Greer5bbe14b2016-02-29 15:31:02 -0700170struct audio_apbridgea_shutdown_rx_request {
171 struct audio_apbridgea_hdr hdr;
172} __packed;
173
Mark Greer4dbf5052016-01-13 14:07:47 -0700174#endif /*__AUDIO_APBRIDGEA_H */