blob: f9a48af335cb8d17b52cb1ed34503175d0772fef [file] [log] [blame]
Ishizaki Kou32f39b02007-02-02 16:37:30 +09001/*
2 * Celleb/Beat Interrupt controller
3 *
4 * (C) Copyright 2006-2007 TOSHIBA CORPORATION
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License along
17 * with this program; if not, write to the Free Software Foundation, Inc.,
18 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
19 */
20
21#include <linux/init.h>
22#include <linux/interrupt.h>
23#include <linux/irq.h>
24#include <linux/percpu.h>
25#include <linux/types.h>
26
27#include <asm/machdep.h>
28
Ishizaki Kouad2c6982008-04-24 19:31:40 +100029#include "beat_interrupt.h"
30#include "beat_wrapper.h"
Ishizaki Kou32f39b02007-02-02 16:37:30 +090031
32#define MAX_IRQS NR_IRQS
Thomas Gleixner5181e792010-02-18 02:22:52 +000033static DEFINE_RAW_SPINLOCK(beatic_irq_mask_lock);
Ishizaki Kou32f39b02007-02-02 16:37:30 +090034static uint64_t beatic_irq_mask_enable[(MAX_IRQS+255)/64];
35static uint64_t beatic_irq_mask_ack[(MAX_IRQS+255)/64];
36
Grant Likelybae1d8f2012-02-14 14:06:50 -070037static struct irq_domain *beatic_host;
Ishizaki Kou32f39b02007-02-02 16:37:30 +090038
39/*
40 * In this implementation, "virq" == "IRQ plug number",
41 * "(irq_hw_number_t)hwirq" == "IRQ outlet number".
42 */
43
44/* assumption: locked */
45static inline void beatic_update_irq_mask(unsigned int irq_plug)
46{
47 int off;
48 unsigned long masks[4];
49
50 off = (irq_plug / 256) * 4;
51 masks[0] = beatic_irq_mask_enable[off + 0]
Ishizaki Kou2fe37a62008-03-14 23:19:34 +110052 & beatic_irq_mask_ack[off + 0];
Ishizaki Kou32f39b02007-02-02 16:37:30 +090053 masks[1] = beatic_irq_mask_enable[off + 1]
Ishizaki Kou2fe37a62008-03-14 23:19:34 +110054 & beatic_irq_mask_ack[off + 1];
Ishizaki Kou32f39b02007-02-02 16:37:30 +090055 masks[2] = beatic_irq_mask_enable[off + 2]
Ishizaki Kou2fe37a62008-03-14 23:19:34 +110056 & beatic_irq_mask_ack[off + 2];
Ishizaki Kou32f39b02007-02-02 16:37:30 +090057 masks[3] = beatic_irq_mask_enable[off + 3]
Ishizaki Kou2fe37a62008-03-14 23:19:34 +110058 & beatic_irq_mask_ack[off + 3];
Ishizaki Kou32f39b02007-02-02 16:37:30 +090059 if (beat_set_interrupt_mask(irq_plug&~255UL,
60 masks[0], masks[1], masks[2], masks[3]) != 0)
61 panic("Failed to set mask IRQ!");
62}
63
Lennert Buytenhekd1ae63d2011-03-07 13:59:28 +000064static void beatic_mask_irq(struct irq_data *d)
Ishizaki Kou32f39b02007-02-02 16:37:30 +090065{
66 unsigned long flags;
67
Thomas Gleixner5181e792010-02-18 02:22:52 +000068 raw_spin_lock_irqsave(&beatic_irq_mask_lock, flags);
Lennert Buytenhekd1ae63d2011-03-07 13:59:28 +000069 beatic_irq_mask_enable[d->irq/64] &= ~(1UL << (63 - (d->irq%64)));
70 beatic_update_irq_mask(d->irq);
Thomas Gleixner5181e792010-02-18 02:22:52 +000071 raw_spin_unlock_irqrestore(&beatic_irq_mask_lock, flags);
Ishizaki Kou32f39b02007-02-02 16:37:30 +090072}
73
Lennert Buytenhekd1ae63d2011-03-07 13:59:28 +000074static void beatic_unmask_irq(struct irq_data *d)
Ishizaki Kou32f39b02007-02-02 16:37:30 +090075{
76 unsigned long flags;
77
Thomas Gleixner5181e792010-02-18 02:22:52 +000078 raw_spin_lock_irqsave(&beatic_irq_mask_lock, flags);
Lennert Buytenhekd1ae63d2011-03-07 13:59:28 +000079 beatic_irq_mask_enable[d->irq/64] |= 1UL << (63 - (d->irq%64));
80 beatic_update_irq_mask(d->irq);
Thomas Gleixner5181e792010-02-18 02:22:52 +000081 raw_spin_unlock_irqrestore(&beatic_irq_mask_lock, flags);
Ishizaki Kou32f39b02007-02-02 16:37:30 +090082}
83
Lennert Buytenhekd1ae63d2011-03-07 13:59:28 +000084static void beatic_ack_irq(struct irq_data *d)
Ishizaki Kou32f39b02007-02-02 16:37:30 +090085{
86 unsigned long flags;
87
Thomas Gleixner5181e792010-02-18 02:22:52 +000088 raw_spin_lock_irqsave(&beatic_irq_mask_lock, flags);
Lennert Buytenhekd1ae63d2011-03-07 13:59:28 +000089 beatic_irq_mask_ack[d->irq/64] &= ~(1UL << (63 - (d->irq%64)));
90 beatic_update_irq_mask(d->irq);
Thomas Gleixner5181e792010-02-18 02:22:52 +000091 raw_spin_unlock_irqrestore(&beatic_irq_mask_lock, flags);
Ishizaki Kou32f39b02007-02-02 16:37:30 +090092}
93
Lennert Buytenhekd1ae63d2011-03-07 13:59:28 +000094static void beatic_end_irq(struct irq_data *d)
Ishizaki Kou32f39b02007-02-02 16:37:30 +090095{
96 s64 err;
97 unsigned long flags;
98
Lennert Buytenhekd1ae63d2011-03-07 13:59:28 +000099 err = beat_downcount_of_interrupt(d->irq);
Ishizaki Kou2fe37a62008-03-14 23:19:34 +1100100 if (err != 0) {
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900101 if ((err & 0xFFFFFFFF) != 0xFFFFFFF5) /* -11: wrong state */
Ingo Molnarfe333322009-01-06 14:26:03 +0000102 panic("Failed to downcount IRQ! Error = %16llx", err);
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900103
Lennert Buytenhekd1ae63d2011-03-07 13:59:28 +0000104 printk(KERN_ERR "IRQ over-downcounted, plug %d\n", d->irq);
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900105 }
Thomas Gleixner5181e792010-02-18 02:22:52 +0000106 raw_spin_lock_irqsave(&beatic_irq_mask_lock, flags);
Lennert Buytenhekd1ae63d2011-03-07 13:59:28 +0000107 beatic_irq_mask_ack[d->irq/64] |= 1UL << (63 - (d->irq%64));
108 beatic_update_irq_mask(d->irq);
Thomas Gleixner5181e792010-02-18 02:22:52 +0000109 raw_spin_unlock_irqrestore(&beatic_irq_mask_lock, flags);
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900110}
111
112static struct irq_chip beatic_pic = {
Anton Blanchardfc380c02010-01-31 20:33:41 +0000113 .name = "CELL-BEAT",
Lennert Buytenhekd1ae63d2011-03-07 13:59:28 +0000114 .irq_unmask = beatic_unmask_irq,
115 .irq_mask = beatic_mask_irq,
116 .irq_eoi = beatic_end_irq,
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900117};
118
119/*
120 * Dispose binding hardware IRQ number (hw) and Virtuql IRQ number (virq),
121 * update flags.
122 *
123 * Note that the number (virq) is already assigned at upper layer.
124 */
Grant Likelybae1d8f2012-02-14 14:06:50 -0700125static void beatic_pic_host_unmap(struct irq_domain *h, unsigned int virq)
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900126{
127 beat_destruct_irq_plug(virq);
128}
129
130/*
131 * Create or update binding hardware IRQ number (hw) and Virtuql
132 * IRQ number (virq). This is called only once for a given mapping.
133 *
134 * Note that the number (virq) is already assigned at upper layer.
135 */
Grant Likelybae1d8f2012-02-14 14:06:50 -0700136static int beatic_pic_host_map(struct irq_domain *h, unsigned int virq,
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900137 irq_hw_number_t hw)
138{
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900139 int64_t err;
140
Ishizaki Kou2fe37a62008-03-14 23:19:34 +1100141 err = beat_construct_and_connect_irq_plug(virq, hw);
142 if (err < 0)
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900143 return -EIO;
144
Thomas Gleixner98488db2011-03-25 15:43:57 +0100145 irq_set_status_flags(virq, IRQ_LEVEL);
Thomas Gleixnerec775d02011-03-25 16:45:20 +0100146 irq_set_chip_and_handler(virq, &beatic_pic, handle_fasteoi_irq);
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900147 return 0;
148}
149
150/*
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900151 * Translate device-tree interrupt spec to irq_hw_number_t style (ulong),
152 * to pass away to irq_create_mapping().
153 *
154 * Called from irq_create_of_mapping() only.
155 * Note: We have only 1 entry to translate.
156 */
Grant Likelybae1d8f2012-02-14 14:06:50 -0700157static int beatic_pic_host_xlate(struct irq_domain *h, struct device_node *ct,
Roman Fietze40d50cf2009-12-08 02:39:50 +0000158 const u32 *intspec, unsigned int intsize,
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900159 irq_hw_number_t *out_hwirq,
160 unsigned int *out_flags)
161{
Roman Fietze40d50cf2009-12-08 02:39:50 +0000162 const u64 *intspec2 = (const u64 *)intspec;
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900163
164 *out_hwirq = *intspec2;
165 *out_flags |= IRQ_TYPE_LEVEL_LOW;
166 return 0;
167}
168
Grant Likelybae1d8f2012-02-14 14:06:50 -0700169static int beatic_pic_host_match(struct irq_domain *h, struct device_node *np)
Michael Ellerman8528ab82007-08-28 18:47:55 +1000170{
171 /* Match all */
172 return 1;
173}
174
Grant Likely9f70b8e2012-01-26 12:24:34 -0700175static const struct irq_domain_ops beatic_pic_host_ops = {
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900176 .map = beatic_pic_host_map,
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900177 .unmap = beatic_pic_host_unmap,
178 .xlate = beatic_pic_host_xlate,
Michael Ellerman8528ab82007-08-28 18:47:55 +1000179 .match = beatic_pic_host_match,
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900180};
181
182/*
183 * Get an IRQ number
184 * Note: returns VIRQ
185 */
186static inline unsigned int beatic_get_irq_plug(void)
187{
188 int i;
189 uint64_t pending[4], ub;
190
191 for (i = 0; i < MAX_IRQS; i += 256) {
192 beat_detect_pending_interrupts(i, pending);
193 __asm__ ("cntlzd %0,%1":"=r"(ub):
194 "r"(pending[0] & beatic_irq_mask_enable[i/64+0]
Ishizaki Kou2fe37a62008-03-14 23:19:34 +1100195 & beatic_irq_mask_ack[i/64+0]));
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900196 if (ub != 64)
197 return i + ub + 0;
198 __asm__ ("cntlzd %0,%1":"=r"(ub):
199 "r"(pending[1] & beatic_irq_mask_enable[i/64+1]
Ishizaki Kou2fe37a62008-03-14 23:19:34 +1100200 & beatic_irq_mask_ack[i/64+1]));
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900201 if (ub != 64)
202 return i + ub + 64;
203 __asm__ ("cntlzd %0,%1":"=r"(ub):
204 "r"(pending[2] & beatic_irq_mask_enable[i/64+2]
Ishizaki Kou2fe37a62008-03-14 23:19:34 +1100205 & beatic_irq_mask_ack[i/64+2]));
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900206 if (ub != 64)
207 return i + ub + 128;
208 __asm__ ("cntlzd %0,%1":"=r"(ub):
209 "r"(pending[3] & beatic_irq_mask_enable[i/64+3]
Ishizaki Kou2fe37a62008-03-14 23:19:34 +1100210 & beatic_irq_mask_ack[i/64+3]));
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900211 if (ub != 64)
212 return i + ub + 192;
213 }
214
215 return NO_IRQ;
216}
217unsigned int beatic_get_irq(void)
218{
219 unsigned int ret;
220
221 ret = beatic_get_irq_plug();
222 if (ret != NO_IRQ)
Lennert Buytenhekd1ae63d2011-03-07 13:59:28 +0000223 beatic_ack_irq(irq_get_irq_data(ret));
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900224 return ret;
225}
226
227/*
228 */
229void __init beatic_init_IRQ(void)
230{
231 int i;
232
233 memset(beatic_irq_mask_enable, 0, sizeof(beatic_irq_mask_enable));
234 memset(beatic_irq_mask_ack, 255, sizeof(beatic_irq_mask_ack));
235 for (i = 0; i < MAX_IRQS; i += 256)
236 beat_set_interrupt_mask(i, 0L, 0L, 0L, 0L);
237
238 /* Set out get_irq function */
239 ppc_md.get_irq = beatic_get_irq;
240
241 /* Allocate an irq host */
Grant Likely6fa6c8e22012-02-15 15:06:08 -0700242 beatic_host = irq_domain_add_nomap(NULL, 0, &beatic_pic_host_ops, NULL);
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900243 BUG_ON(beatic_host == NULL);
244 irq_set_default_host(beatic_host);
245}
246
Ishizaki Kou32f39b02007-02-02 16:37:30 +0900247void beatic_deinit_IRQ(void)
248{
249 int i;
250
251 for (i = 1; i < NR_IRQS; i++)
252 beat_destruct_irq_plug(i);
253}