Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 1 | /* |
| 2 | * Copyright 2010 Red Hat Inc. |
| 3 | * |
| 4 | * Permission is hereby granted, free of charge, to any person obtaining a |
| 5 | * copy of this software and associated documentation files (the "Software"), |
| 6 | * to deal in the Software without restriction, including without limitation |
| 7 | * the rights to use, copy, modify, merge, publish, distribute, sublicense, |
| 8 | * and/or sell copies of the Software, and to permit persons to whom the |
| 9 | * Software is furnished to do so, subject to the following conditions: |
| 10 | * |
| 11 | * The above copyright notice and this permission notice shall be included in |
| 12 | * all copies or substantial portions of the Software. |
| 13 | * |
| 14 | * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
| 15 | * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
| 16 | * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL |
| 17 | * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR |
| 18 | * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, |
| 19 | * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
| 20 | * OTHER DEALINGS IN THE SOFTWARE. |
| 21 | * |
| 22 | * Authors: Ben Skeggs |
| 23 | */ |
| 24 | |
| 25 | #include "drmP.h" |
| 26 | |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 27 | #include "nouveau_drm.h" |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 28 | #include "nouveau_dma.h" |
Ben Skeggs | ef8389a | 2011-02-01 10:07:32 +1000 | [diff] [blame] | 29 | #include "nv50_display.h" |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 30 | |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 31 | #include <core/gpuobj.h> |
| 32 | |
| 33 | #include <subdev/timer.h> |
| 34 | #include <subdev/fb.h> |
| 35 | |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 36 | static u32 |
| 37 | nv50_evo_rd32(struct nouveau_object *object, u32 addr) |
| 38 | { |
| 39 | void __iomem *iomem = object->oclass->ofuncs->rd08; |
| 40 | return ioread32_native(iomem + addr); |
| 41 | } |
| 42 | |
| 43 | static void |
| 44 | nv50_evo_wr32(struct nouveau_object *object, u32 addr, u32 data) |
| 45 | { |
| 46 | void __iomem *iomem = object->oclass->ofuncs->rd08; |
| 47 | iowrite32_native(data, iomem + addr); |
| 48 | } |
| 49 | |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 50 | static void |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 51 | nv50_evo_channel_del(struct nouveau_channel **pevo) |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 52 | { |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 53 | struct nouveau_channel *evo = *pevo; |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 54 | |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 55 | if (!evo) |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 56 | return; |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 57 | *pevo = NULL; |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 58 | |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 59 | nouveau_bo_unmap(evo->push.buffer); |
| 60 | nouveau_bo_ref(NULL, &evo->push.buffer); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 61 | |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 62 | if (evo->object) |
| 63 | iounmap(evo->object->oclass->ofuncs); |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 64 | |
| 65 | kfree(evo); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 66 | } |
| 67 | |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 68 | int |
| 69 | nv50_evo_dmaobj_new(struct nouveau_channel *evo, u32 handle, u32 memtype, |
| 70 | u64 base, u64 size, struct nouveau_gpuobj **pobj) |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 71 | { |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 72 | struct drm_device *dev = evo->fence; |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 73 | struct nouveau_drm *drm = nouveau_drm(dev); |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 74 | struct nv50_display *disp = nv50_display(dev); |
| 75 | u32 dmao = disp->dmao; |
| 76 | u32 hash = disp->hash; |
Ben Skeggs | 292deb7 | 2011-02-07 13:08:16 +1000 | [diff] [blame] | 77 | u32 flags5; |
| 78 | |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 79 | if (nv_device(drm->device)->chipset < 0xc0) { |
Ben Skeggs | 292deb7 | 2011-02-07 13:08:16 +1000 | [diff] [blame] | 80 | /* not supported on 0x50, specified in format mthd */ |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 81 | if (nv_device(drm->device)->chipset == 0x50) |
Ben Skeggs | 292deb7 | 2011-02-07 13:08:16 +1000 | [diff] [blame] | 82 | memtype = 0; |
| 83 | flags5 = 0x00010000; |
| 84 | } else { |
| 85 | if (memtype & 0x80000000) |
| 86 | flags5 = 0x00000000; /* large pages */ |
| 87 | else |
| 88 | flags5 = 0x00020000; |
| 89 | } |
| 90 | |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 91 | nv_wo32(disp->ramin, dmao + 0x00, 0x0019003d | (memtype << 22)); |
| 92 | nv_wo32(disp->ramin, dmao + 0x04, lower_32_bits(base + size - 1)); |
| 93 | nv_wo32(disp->ramin, dmao + 0x08, lower_32_bits(base)); |
| 94 | nv_wo32(disp->ramin, dmao + 0x0c, upper_32_bits(base + size - 1) << 24 | |
| 95 | upper_32_bits(base)); |
| 96 | nv_wo32(disp->ramin, dmao + 0x10, 0x00000000); |
| 97 | nv_wo32(disp->ramin, dmao + 0x14, flags5); |
Ben Skeggs | 292deb7 | 2011-02-07 13:08:16 +1000 | [diff] [blame] | 98 | |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 99 | nv_wo32(disp->ramin, hash + 0x00, handle); |
| 100 | nv_wo32(disp->ramin, hash + 0x04, (evo->handle << 28) | (dmao << 10) | |
| 101 | evo->handle); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 102 | |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 103 | disp->dmao += 0x20; |
| 104 | disp->hash += 0x08; |
| 105 | return 0; |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 106 | } |
| 107 | |
| 108 | static int |
Ben Skeggs | 30d8181 | 2011-02-01 10:39:45 +1000 | [diff] [blame] | 109 | nv50_evo_channel_new(struct drm_device *dev, int chid, |
| 110 | struct nouveau_channel **pevo) |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 111 | { |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 112 | struct nouveau_drm *drm = nouveau_drm(dev); |
Ben Skeggs | ef8389a | 2011-02-01 10:07:32 +1000 | [diff] [blame] | 113 | struct nv50_display *disp = nv50_display(dev); |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 114 | struct nouveau_channel *evo; |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 115 | int ret; |
| 116 | |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 117 | evo = kzalloc(sizeof(struct nouveau_channel), GFP_KERNEL); |
| 118 | if (!evo) |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 119 | return -ENOMEM; |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 120 | *pevo = evo; |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 121 | |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 122 | evo->drm = drm; |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 123 | evo->handle = chid; |
| 124 | evo->fence = dev; |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 125 | evo->user_get = 4; |
| 126 | evo->user_put = 0; |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 127 | |
Dave Airlie | 22b33e8 | 2012-04-02 11:53:06 +0100 | [diff] [blame] | 128 | ret = nouveau_bo_new(dev, 4096, 0, TTM_PL_FLAG_VRAM, 0, 0, NULL, |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 129 | &evo->push.buffer); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 130 | if (ret == 0) |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 131 | ret = nouveau_bo_pin(evo->push.buffer, TTM_PL_FLAG_VRAM); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 132 | if (ret) { |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 133 | NV_ERROR(drm, "Error creating EVO DMA push buffer: %d\n", ret); |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 134 | nv50_evo_channel_del(pevo); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 135 | return ret; |
| 136 | } |
| 137 | |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 138 | ret = nouveau_bo_map(evo->push.buffer); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 139 | if (ret) { |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 140 | NV_ERROR(drm, "Error mapping EVO DMA push buffer: %d\n", ret); |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 141 | nv50_evo_channel_del(pevo); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 142 | return ret; |
| 143 | } |
| 144 | |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 145 | evo->object = kzalloc(sizeof(*evo->object), GFP_KERNEL); |
| 146 | #ifdef NOUVEAU_OBJECT_MAGIC |
| 147 | evo->object->_magic = NOUVEAU_OBJECT_MAGIC; |
| 148 | #endif |
| 149 | evo->object->parent = nv_object(disp->ramin)->parent; |
| 150 | evo->object->engine = nv_object(disp->ramin)->engine; |
| 151 | evo->object->oclass = |
| 152 | kzalloc(sizeof(*evo->object->oclass), GFP_KERNEL); |
| 153 | evo->object->oclass->ofuncs = |
| 154 | kzalloc(sizeof(*evo->object->oclass->ofuncs), GFP_KERNEL); |
| 155 | evo->object->oclass->ofuncs->rd32 = nv50_evo_rd32; |
| 156 | evo->object->oclass->ofuncs->wr32 = nv50_evo_wr32; |
| 157 | evo->object->oclass->ofuncs->rd08 = |
| 158 | ioremap(pci_resource_start(dev->pdev, 0) + |
| 159 | NV50_PDISPLAY_USER(evo->handle), PAGE_SIZE); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 160 | return 0; |
| 161 | } |
| 162 | |
| 163 | static int |
| 164 | nv50_evo_channel_init(struct nouveau_channel *evo) |
| 165 | { |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 166 | struct nouveau_drm *drm = evo->drm; |
| 167 | struct nouveau_device *device = nv_device(drm->device); |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 168 | int id = evo->handle, ret, i; |
| 169 | u64 pushbuf = evo->push.buffer->bo.offset; |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 170 | u32 tmp; |
| 171 | |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 172 | tmp = nv_rd32(device, NV50_PDISPLAY_EVO_CTRL(id)); |
Ben Skeggs | 43ce028 | 2010-10-19 18:01:41 +1000 | [diff] [blame] | 173 | if ((tmp & 0x009f0000) == 0x00020000) |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 174 | nv_wr32(device, NV50_PDISPLAY_EVO_CTRL(id), tmp | 0x00800000); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 175 | |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 176 | tmp = nv_rd32(device, NV50_PDISPLAY_EVO_CTRL(id)); |
Ben Skeggs | 43ce028 | 2010-10-19 18:01:41 +1000 | [diff] [blame] | 177 | if ((tmp & 0x003f0000) == 0x00030000) |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 178 | nv_wr32(device, NV50_PDISPLAY_EVO_CTRL(id), tmp | 0x00600000); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 179 | |
| 180 | /* initialise fifo */ |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 181 | nv_wr32(device, NV50_PDISPLAY_EVO_DMA_CB(id), pushbuf >> 8 | |
Ben Skeggs | 43ce028 | 2010-10-19 18:01:41 +1000 | [diff] [blame] | 182 | NV50_PDISPLAY_EVO_DMA_CB_LOCATION_VRAM | |
| 183 | NV50_PDISPLAY_EVO_DMA_CB_VALID); |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 184 | nv_wr32(device, NV50_PDISPLAY_EVO_UNK2(id), 0x00010000); |
| 185 | nv_wr32(device, NV50_PDISPLAY_EVO_HASH_TAG(id), id); |
| 186 | nv_mask(device, NV50_PDISPLAY_EVO_CTRL(id), NV50_PDISPLAY_EVO_CTRL_DMA, |
Ben Skeggs | 43ce028 | 2010-10-19 18:01:41 +1000 | [diff] [blame] | 187 | NV50_PDISPLAY_EVO_CTRL_DMA_ENABLED); |
| 188 | |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 189 | nv_wr32(device, NV50_PDISPLAY_USER_PUT(id), 0x00000000); |
| 190 | nv_wr32(device, NV50_PDISPLAY_EVO_CTRL(id), 0x01000003 | |
Ben Skeggs | 43ce028 | 2010-10-19 18:01:41 +1000 | [diff] [blame] | 191 | NV50_PDISPLAY_EVO_CTRL_DMA_ENABLED); |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 192 | if (!nv_wait(device, NV50_PDISPLAY_EVO_CTRL(id), 0x80000000, 0x00000000)) { |
| 193 | NV_ERROR(drm, "EvoCh %d init timeout: 0x%08x\n", id, |
| 194 | nv_rd32(device, NV50_PDISPLAY_EVO_CTRL(id))); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 195 | return -EBUSY; |
| 196 | } |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 197 | |
| 198 | /* enable error reporting on the channel */ |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 199 | nv_mask(device, 0x610028, 0x00000000, 0x00010001 << id); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 200 | |
| 201 | evo->dma.max = (4096/4) - 2; |
David Dillow | 59197c0 | 2011-03-21 21:41:47 +1000 | [diff] [blame] | 202 | evo->dma.max &= ~7; |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 203 | evo->dma.put = 0; |
| 204 | evo->dma.cur = evo->dma.put; |
| 205 | evo->dma.free = evo->dma.max - evo->dma.cur; |
| 206 | |
| 207 | ret = RING_SPACE(evo, NOUVEAU_DMA_SKIPS); |
| 208 | if (ret) |
| 209 | return ret; |
| 210 | |
| 211 | for (i = 0; i < NOUVEAU_DMA_SKIPS; i++) |
| 212 | OUT_RING(evo, 0); |
| 213 | |
| 214 | return 0; |
| 215 | } |
| 216 | |
| 217 | static void |
| 218 | nv50_evo_channel_fini(struct nouveau_channel *evo) |
| 219 | { |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 220 | struct nouveau_drm *drm = evo->drm; |
| 221 | struct nouveau_device *device = nv_device(drm->device); |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 222 | int id = evo->handle; |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 223 | |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 224 | nv_mask(device, 0x610028, 0x00010001 << id, 0x00000000); |
| 225 | nv_mask(device, NV50_PDISPLAY_EVO_CTRL(id), 0x00001010, 0x00001000); |
| 226 | nv_wr32(device, NV50_PDISPLAY_INTR_0, (1 << id)); |
| 227 | nv_mask(device, NV50_PDISPLAY_EVO_CTRL(id), 0x00000003, 0x00000000); |
| 228 | if (!nv_wait(device, NV50_PDISPLAY_EVO_CTRL(id), 0x001e0000, 0x00000000)) { |
| 229 | NV_ERROR(drm, "EvoCh %d takedown timeout: 0x%08x\n", id, |
| 230 | nv_rd32(device, NV50_PDISPLAY_EVO_CTRL(id))); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 231 | } |
| 232 | } |
| 233 | |
Ben Skeggs | 1772fcc | 2011-11-09 15:52:43 +1000 | [diff] [blame] | 234 | void |
Ben Skeggs | 33f409d | 2011-02-01 10:59:07 +1000 | [diff] [blame] | 235 | nv50_evo_destroy(struct drm_device *dev) |
| 236 | { |
| 237 | struct nv50_display *disp = nv50_display(dev); |
Ben Skeggs | cdccc70 | 2011-02-07 13:29:23 +1000 | [diff] [blame] | 238 | int i; |
Ben Skeggs | 33f409d | 2011-02-01 10:59:07 +1000 | [diff] [blame] | 239 | |
Ben Skeggs | cdccc70 | 2011-02-07 13:29:23 +1000 | [diff] [blame] | 240 | for (i = 0; i < 2; i++) { |
| 241 | if (disp->crtc[i].sem.bo) { |
| 242 | nouveau_bo_unmap(disp->crtc[i].sem.bo); |
| 243 | nouveau_bo_ref(NULL, &disp->crtc[i].sem.bo); |
| 244 | } |
| 245 | nv50_evo_channel_del(&disp->crtc[i].sync); |
| 246 | } |
Ben Skeggs | 33f409d | 2011-02-01 10:59:07 +1000 | [diff] [blame] | 247 | nv50_evo_channel_del(&disp->master); |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 248 | nouveau_gpuobj_ref(NULL, &disp->ramin); |
Ben Skeggs | 33f409d | 2011-02-01 10:59:07 +1000 | [diff] [blame] | 249 | } |
| 250 | |
Ben Skeggs | 1772fcc | 2011-11-09 15:52:43 +1000 | [diff] [blame] | 251 | int |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 252 | nv50_evo_create(struct drm_device *dev) |
| 253 | { |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 254 | struct nouveau_drm *drm = nouveau_drm(dev); |
| 255 | struct nouveau_fb *pfb = nouveau_fb(drm->device); |
Ben Skeggs | ef8389a | 2011-02-01 10:07:32 +1000 | [diff] [blame] | 256 | struct nv50_display *disp = nv50_display(dev); |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 257 | struct nouveau_channel *evo; |
Ben Skeggs | cdccc70 | 2011-02-07 13:29:23 +1000 | [diff] [blame] | 258 | int ret, i, j; |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 259 | |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 260 | /* setup object management on it, any other evo channel will |
| 261 | * use this also as there's no per-channel support on the |
| 262 | * hardware |
| 263 | */ |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 264 | ret = nouveau_gpuobj_new(drm->device, NULL, 32768, 65536, |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 265 | NVOBJ_FLAG_ZERO_ALLOC, &disp->ramin); |
| 266 | if (ret) { |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 267 | NV_ERROR(drm, "Error allocating EVO channel memory: %d\n", ret); |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 268 | goto err; |
| 269 | } |
| 270 | |
| 271 | disp->hash = 0x0000; |
| 272 | disp->dmao = 0x1000; |
| 273 | |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 274 | /* create primary evo channel, the one we use for modesetting |
| 275 | * purporses |
| 276 | */ |
Ben Skeggs | 30d8181 | 2011-02-01 10:39:45 +1000 | [diff] [blame] | 277 | ret = nv50_evo_channel_new(dev, 0, &disp->master); |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 278 | if (ret) |
| 279 | return ret; |
Ben Skeggs | 59c0f57 | 2011-02-01 10:24:41 +1000 | [diff] [blame] | 280 | evo = disp->master; |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 281 | |
Ben Skeggs | 292deb7 | 2011-02-07 13:08:16 +1000 | [diff] [blame] | 282 | ret = nv50_evo_dmaobj_new(disp->master, NvEvoSync, 0x0000, |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 283 | disp->ramin->addr + 0x2000, 0x1000, NULL); |
Ben Skeggs | 60f60bf | 2011-02-03 15:46:14 +1000 | [diff] [blame] | 284 | if (ret) |
| 285 | goto err; |
| 286 | |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 287 | /* create some default objects for the scanout memtypes we support */ |
Ben Skeggs | 292deb7 | 2011-02-07 13:08:16 +1000 | [diff] [blame] | 288 | ret = nv50_evo_dmaobj_new(disp->master, NvEvoVRAM, 0x0000, |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 289 | 0, pfb->ram.size, NULL); |
Ben Skeggs | 292deb7 | 2011-02-07 13:08:16 +1000 | [diff] [blame] | 290 | if (ret) |
| 291 | goto err; |
Ben Skeggs | 6d86951 | 2010-12-08 11:19:30 +1000 | [diff] [blame] | 292 | |
Ben Skeggs | 292deb7 | 2011-02-07 13:08:16 +1000 | [diff] [blame] | 293 | ret = nv50_evo_dmaobj_new(disp->master, NvEvoVRAM_LP, 0x80000000, |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 294 | 0, pfb->ram.size, NULL); |
Ben Skeggs | 292deb7 | 2011-02-07 13:08:16 +1000 | [diff] [blame] | 295 | if (ret) |
| 296 | goto err; |
Ben Skeggs | 6d86951 | 2010-12-08 11:19:30 +1000 | [diff] [blame] | 297 | |
Ben Skeggs | 292deb7 | 2011-02-07 13:08:16 +1000 | [diff] [blame] | 298 | ret = nv50_evo_dmaobj_new(disp->master, NvEvoFB32, 0x80000000 | |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 299 | (nv_device(drm->device)->chipset < 0xc0 ? 0x7a : 0xfe), |
| 300 | 0, pfb->ram.size, NULL); |
Ben Skeggs | 292deb7 | 2011-02-07 13:08:16 +1000 | [diff] [blame] | 301 | if (ret) |
| 302 | goto err; |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 303 | |
Ben Skeggs | 292deb7 | 2011-02-07 13:08:16 +1000 | [diff] [blame] | 304 | ret = nv50_evo_dmaobj_new(disp->master, NvEvoFB16, 0x80000000 | |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 305 | (nv_device(drm->device)->chipset < 0xc0 ? 0x70 : 0xfe), |
| 306 | 0, pfb->ram.size, NULL); |
Ben Skeggs | 292deb7 | 2011-02-07 13:08:16 +1000 | [diff] [blame] | 307 | if (ret) |
| 308 | goto err; |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 309 | |
Ben Skeggs | cdccc70 | 2011-02-07 13:29:23 +1000 | [diff] [blame] | 310 | /* create "display sync" channels and other structures we need |
| 311 | * to implement page flipping |
| 312 | */ |
| 313 | for (i = 0; i < 2; i++) { |
| 314 | struct nv50_display_crtc *dispc = &disp->crtc[i]; |
| 315 | u64 offset; |
| 316 | |
| 317 | ret = nv50_evo_channel_new(dev, 1 + i, &dispc->sync); |
| 318 | if (ret) |
| 319 | goto err; |
| 320 | |
Ben Skeggs | 7375c95 | 2011-06-07 14:21:29 +1000 | [diff] [blame] | 321 | ret = nouveau_bo_new(dev, 4096, 0x1000, TTM_PL_FLAG_VRAM, |
Dave Airlie | 22b33e8 | 2012-04-02 11:53:06 +0100 | [diff] [blame] | 322 | 0, 0x0000, NULL, &dispc->sem.bo); |
Ben Skeggs | cdccc70 | 2011-02-07 13:29:23 +1000 | [diff] [blame] | 323 | if (!ret) { |
Ben Skeggs | cdccc70 | 2011-02-07 13:29:23 +1000 | [diff] [blame] | 324 | ret = nouveau_bo_pin(dispc->sem.bo, TTM_PL_FLAG_VRAM); |
| 325 | if (!ret) |
| 326 | ret = nouveau_bo_map(dispc->sem.bo); |
| 327 | if (ret) |
| 328 | nouveau_bo_ref(NULL, &dispc->sem.bo); |
Ben Skeggs | 180cc30 | 2011-06-07 11:24:14 +1000 | [diff] [blame] | 329 | offset = dispc->sem.bo->bo.offset; |
Ben Skeggs | cdccc70 | 2011-02-07 13:29:23 +1000 | [diff] [blame] | 330 | } |
| 331 | |
| 332 | if (ret) |
| 333 | goto err; |
| 334 | |
| 335 | ret = nv50_evo_dmaobj_new(dispc->sync, NvEvoSync, 0x0000, |
| 336 | offset, 4096, NULL); |
| 337 | if (ret) |
| 338 | goto err; |
| 339 | |
| 340 | ret = nv50_evo_dmaobj_new(dispc->sync, NvEvoVRAM_LP, 0x80000000, |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 341 | 0, pfb->ram.size, NULL); |
Ben Skeggs | cdccc70 | 2011-02-07 13:29:23 +1000 | [diff] [blame] | 342 | if (ret) |
| 343 | goto err; |
| 344 | |
| 345 | ret = nv50_evo_dmaobj_new(dispc->sync, NvEvoFB32, 0x80000000 | |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 346 | (nv_device(drm->device)->chipset < 0xc0 ? |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 347 | 0x7a : 0xfe), |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 348 | 0, pfb->ram.size, NULL); |
Ben Skeggs | cdccc70 | 2011-02-07 13:29:23 +1000 | [diff] [blame] | 349 | if (ret) |
| 350 | goto err; |
| 351 | |
| 352 | ret = nv50_evo_dmaobj_new(dispc->sync, NvEvoFB16, 0x80000000 | |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 353 | (nv_device(drm->device)->chipset < 0xc0 ? |
Ben Skeggs | ebb945a | 2012-07-20 08:17:34 +1000 | [diff] [blame] | 354 | 0x70 : 0xfe), |
Ben Skeggs | 77145f1 | 2012-07-31 16:16:21 +1000 | [diff] [blame] | 355 | 0, pfb->ram.size, NULL); |
Ben Skeggs | cdccc70 | 2011-02-07 13:29:23 +1000 | [diff] [blame] | 356 | if (ret) |
| 357 | goto err; |
| 358 | |
| 359 | for (j = 0; j < 4096; j += 4) |
| 360 | nouveau_bo_wr32(dispc->sem.bo, j / 4, 0x74b1e000); |
| 361 | dispc->sem.offset = 0; |
| 362 | } |
| 363 | |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 364 | return 0; |
Ben Skeggs | 33f409d | 2011-02-01 10:59:07 +1000 | [diff] [blame] | 365 | |
| 366 | err: |
| 367 | nv50_evo_destroy(dev); |
| 368 | return ret; |
Ben Skeggs | 1e96268 | 2010-10-19 14:18:06 +1000 | [diff] [blame] | 369 | } |
| 370 | |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 371 | int |
| 372 | nv50_evo_init(struct drm_device *dev) |
| 373 | { |
Ben Skeggs | ef8389a | 2011-02-01 10:07:32 +1000 | [diff] [blame] | 374 | struct nv50_display *disp = nv50_display(dev); |
Ben Skeggs | cdccc70 | 2011-02-07 13:29:23 +1000 | [diff] [blame] | 375 | int ret, i; |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 376 | |
Ben Skeggs | cdccc70 | 2011-02-07 13:29:23 +1000 | [diff] [blame] | 377 | ret = nv50_evo_channel_init(disp->master); |
| 378 | if (ret) |
| 379 | return ret; |
| 380 | |
| 381 | for (i = 0; i < 2; i++) { |
| 382 | ret = nv50_evo_channel_init(disp->crtc[i].sync); |
| 383 | if (ret) |
| 384 | return ret; |
| 385 | } |
| 386 | |
| 387 | return 0; |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 388 | } |
| 389 | |
| 390 | void |
| 391 | nv50_evo_fini(struct drm_device *dev) |
| 392 | { |
Ben Skeggs | ef8389a | 2011-02-01 10:07:32 +1000 | [diff] [blame] | 393 | struct nv50_display *disp = nv50_display(dev); |
Ben Skeggs | cdccc70 | 2011-02-07 13:29:23 +1000 | [diff] [blame] | 394 | int i; |
| 395 | |
| 396 | for (i = 0; i < 2; i++) { |
| 397 | if (disp->crtc[i].sync) |
| 398 | nv50_evo_channel_fini(disp->crtc[i].sync); |
| 399 | } |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 400 | |
Ben Skeggs | 33f409d | 2011-02-01 10:59:07 +1000 | [diff] [blame] | 401 | if (disp->master) |
Ben Skeggs | 59c0f57 | 2011-02-01 10:24:41 +1000 | [diff] [blame] | 402 | nv50_evo_channel_fini(disp->master); |
Ben Skeggs | b7bc613 | 2010-10-19 13:05:51 +1000 | [diff] [blame] | 403 | } |