Xu Yang | ed79cec | 2018-01-10 21:04:05 +0800 | [diff] [blame] | 1 | /* Copyright (c) 2016-2018, The Linux Foundation. All rights reserved. |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 2 | * |
| 3 | * This program is free software; you can redistribute it and/or modify it |
| 4 | * under the terms of the GNU General Public License version 2 as published by |
| 5 | * the Free Software Foundation. |
| 6 | * |
| 7 | * This program is distributed in the hope that it will be useful, but WITHOUT |
| 8 | * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
| 9 | * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for |
| 10 | * more details. |
| 11 | * |
| 12 | * You should have received a copy of the GNU General Public License along with |
| 13 | * this program. If not, see <http://www.gnu.org/licenses/>. |
| 14 | */ |
| 15 | |
| 16 | #define pr_fmt(fmt) "%s: " fmt, __func__ |
| 17 | |
| 18 | #include <drm/msm_drm_pp.h> |
| 19 | #include "sde_color_processing.h" |
| 20 | #include "sde_kms.h" |
| 21 | #include "sde_crtc.h" |
| 22 | #include "sde_hw_dspp.h" |
| 23 | #include "sde_hw_lm.h" |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 24 | #include "sde_ad4.h" |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 25 | #include "sde_hw_interrupts.h" |
| 26 | #include "sde_core_irq.h" |
Yuchao Ma | 9991ece | 2017-12-01 15:02:00 +0800 | [diff] [blame] | 27 | #include "dsi_panel.h" |
Ping Li | c51f40b | 2018-01-26 17:19:30 -0800 | [diff] [blame] | 28 | #include "sde_hw_color_processing.h" |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 29 | |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 30 | struct sde_cp_node { |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 31 | u32 property_id; |
| 32 | u32 prop_flags; |
| 33 | u32 feature; |
| 34 | void *blob_ptr; |
| 35 | uint64_t prop_val; |
| 36 | const struct sde_pp_blk *pp_blk; |
| 37 | struct list_head feature_list; |
| 38 | struct list_head active_list; |
| 39 | struct list_head dirty_list; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 40 | bool is_dspp_feature; |
Gopikrishnaiah Anandan | 29ed151 | 2017-01-23 09:53:56 -0800 | [diff] [blame] | 41 | u32 prop_blob_sz; |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 42 | struct sde_irq_callback *irq; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 43 | }; |
| 44 | |
| 45 | struct sde_cp_prop_attach { |
| 46 | struct drm_crtc *crtc; |
| 47 | struct drm_property *prop; |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 48 | struct sde_cp_node *prop_node; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 49 | u32 feature; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 50 | uint64_t val; |
| 51 | }; |
| 52 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 53 | static void dspp_pcc_install_property(struct drm_crtc *crtc); |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 54 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 55 | static void dspp_hsic_install_property(struct drm_crtc *crtc); |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 56 | |
Rajesh Yadav | 7b8fbae | 2017-08-28 14:48:14 +0530 | [diff] [blame] | 57 | static void dspp_memcolor_install_property(struct drm_crtc *crtc); |
| 58 | |
Rajesh Yadav | 0a92eea | 2017-07-18 18:18:55 +0530 | [diff] [blame] | 59 | static void dspp_sixzone_install_property(struct drm_crtc *crtc); |
| 60 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 61 | static void dspp_ad_install_property(struct drm_crtc *crtc); |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 62 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 63 | static void dspp_vlut_install_property(struct drm_crtc *crtc); |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 64 | |
Gopikrishnaiah Anandan | fbf7539 | 2017-01-16 10:43:36 -0800 | [diff] [blame] | 65 | static void dspp_gamut_install_property(struct drm_crtc *crtc); |
| 66 | |
| 67 | static void dspp_gc_install_property(struct drm_crtc *crtc); |
| 68 | |
Rajesh Yadav | ec93afb | 2017-06-08 19:28:33 +0530 | [diff] [blame] | 69 | static void dspp_igc_install_property(struct drm_crtc *crtc); |
| 70 | |
Xu Yang | 056d39b | 2017-07-11 16:34:13 +0800 | [diff] [blame] | 71 | static void dspp_hist_install_property(struct drm_crtc *crtc); |
| 72 | |
Xu Yang | 30f2ccc | 2018-02-06 15:56:33 +0800 | [diff] [blame] | 73 | static void dspp_dither_install_property(struct drm_crtc *crtc); |
| 74 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 75 | typedef void (*dspp_prop_install_func_t)(struct drm_crtc *crtc); |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 76 | |
| 77 | static dspp_prop_install_func_t dspp_prop_install_func[SDE_DSPP_MAX]; |
| 78 | |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 79 | static void sde_cp_update_list(struct sde_cp_node *prop_node, |
| 80 | struct sde_crtc *crtc, bool dirty_list); |
| 81 | |
| 82 | static int sde_cp_ad_validate_prop(struct sde_cp_node *prop_node, |
| 83 | struct sde_crtc *crtc); |
| 84 | |
Gopikrishnaiah Anandan | b6b401f | 2017-03-14 16:39:49 -0700 | [diff] [blame] | 85 | static void sde_cp_notify_ad_event(struct drm_crtc *crtc_drm, void *arg); |
| 86 | |
Ping Li | e505f3b | 2017-06-19 14:19:08 -0700 | [diff] [blame] | 87 | static void sde_cp_ad_set_prop(struct sde_crtc *sde_crtc, |
| 88 | enum ad_property ad_prop); |
| 89 | |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 90 | static void sde_cp_notify_hist_event(struct drm_crtc *crtc_drm, void *arg); |
| 91 | |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 92 | #define setup_dspp_prop_install_funcs(func) \ |
| 93 | do { \ |
| 94 | func[SDE_DSPP_PCC] = dspp_pcc_install_property; \ |
| 95 | func[SDE_DSPP_HSIC] = dspp_hsic_install_property; \ |
Rajesh Yadav | 7b8fbae | 2017-08-28 14:48:14 +0530 | [diff] [blame] | 96 | func[SDE_DSPP_MEMCOLOR] = dspp_memcolor_install_property; \ |
Rajesh Yadav | 0a92eea | 2017-07-18 18:18:55 +0530 | [diff] [blame] | 97 | func[SDE_DSPP_SIXZONE] = dspp_sixzone_install_property; \ |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 98 | func[SDE_DSPP_AD] = dspp_ad_install_property; \ |
| 99 | func[SDE_DSPP_VLUT] = dspp_vlut_install_property; \ |
Gopikrishnaiah Anandan | fbf7539 | 2017-01-16 10:43:36 -0800 | [diff] [blame] | 100 | func[SDE_DSPP_GAMUT] = dspp_gamut_install_property; \ |
| 101 | func[SDE_DSPP_GC] = dspp_gc_install_property; \ |
Rajesh Yadav | ec93afb | 2017-06-08 19:28:33 +0530 | [diff] [blame] | 102 | func[SDE_DSPP_IGC] = dspp_igc_install_property; \ |
Xu Yang | 056d39b | 2017-07-11 16:34:13 +0800 | [diff] [blame] | 103 | func[SDE_DSPP_HIST] = dspp_hist_install_property; \ |
Xu Yang | 30f2ccc | 2018-02-06 15:56:33 +0800 | [diff] [blame] | 104 | func[SDE_DSPP_DITHER] = dspp_dither_install_property; \ |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 105 | } while (0) |
| 106 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 107 | typedef void (*lm_prop_install_func_t)(struct drm_crtc *crtc); |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 108 | |
| 109 | static lm_prop_install_func_t lm_prop_install_func[SDE_MIXER_MAX]; |
| 110 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 111 | static void lm_gc_install_property(struct drm_crtc *crtc); |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 112 | |
| 113 | #define setup_lm_prop_install_funcs(func) \ |
| 114 | (func[SDE_MIXER_GC] = lm_gc_install_property) |
| 115 | |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 116 | enum { |
| 117 | /* Append new DSPP features before SDE_CP_CRTC_DSPP_MAX */ |
| 118 | /* DSPP Features start */ |
| 119 | SDE_CP_CRTC_DSPP_IGC, |
| 120 | SDE_CP_CRTC_DSPP_PCC, |
| 121 | SDE_CP_CRTC_DSPP_GC, |
Rajesh Yadav | 284947c | 2017-07-21 20:32:13 +0530 | [diff] [blame] | 122 | SDE_CP_CRTC_DSPP_HSIC, |
Rajesh Yadav | 7b8fbae | 2017-08-28 14:48:14 +0530 | [diff] [blame] | 123 | SDE_CP_CRTC_DSPP_MEMCOL_SKIN, |
| 124 | SDE_CP_CRTC_DSPP_MEMCOL_SKY, |
| 125 | SDE_CP_CRTC_DSPP_MEMCOL_FOLIAGE, |
| 126 | SDE_CP_CRTC_DSPP_MEMCOL_PROT, |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 127 | SDE_CP_CRTC_DSPP_SIXZONE, |
| 128 | SDE_CP_CRTC_DSPP_GAMUT, |
| 129 | SDE_CP_CRTC_DSPP_DITHER, |
Xu Yang | 056d39b | 2017-07-11 16:34:13 +0800 | [diff] [blame] | 130 | SDE_CP_CRTC_DSPP_HIST_CTRL, |
| 131 | SDE_CP_CRTC_DSPP_HIST_IRQ, |
Gopikrishnaiah Anandan | 41980b4 | 2016-06-21 16:01:33 -0700 | [diff] [blame] | 132 | SDE_CP_CRTC_DSPP_AD, |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 133 | SDE_CP_CRTC_DSPP_VLUT, |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 134 | SDE_CP_CRTC_DSPP_AD_MODE, |
| 135 | SDE_CP_CRTC_DSPP_AD_INIT, |
| 136 | SDE_CP_CRTC_DSPP_AD_CFG, |
| 137 | SDE_CP_CRTC_DSPP_AD_INPUT, |
| 138 | SDE_CP_CRTC_DSPP_AD_ASSERTIVENESS, |
| 139 | SDE_CP_CRTC_DSPP_AD_BACKLIGHT, |
Xu Yang | d59dd92 | 2017-12-26 14:22:25 +0800 | [diff] [blame] | 140 | SDE_CP_CRTC_DSPP_AD_STRENGTH, |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 141 | SDE_CP_CRTC_DSPP_MAX, |
| 142 | /* DSPP features end */ |
| 143 | |
| 144 | /* Append new LM features before SDE_CP_CRTC_MAX_FEATURES */ |
| 145 | /* LM feature start*/ |
| 146 | SDE_CP_CRTC_LM_GC, |
| 147 | /* LM feature end*/ |
| 148 | |
| 149 | SDE_CP_CRTC_MAX_FEATURES, |
| 150 | }; |
| 151 | |
Ping Li | c51f40b | 2018-01-26 17:19:30 -0800 | [diff] [blame] | 152 | #define HIGH_BUS_VOTE_NEEDED(feature) ((feature == SDE_CP_CRTC_DSPP_IGC) |\ |
| 153 | (feature == SDE_CP_CRTC_DSPP_GC) |\ |
| 154 | (feature == SDE_CP_CRTC_DSPP_SIXZONE) |\ |
| 155 | (feature == SDE_CP_CRTC_DSPP_GAMUT)) |
| 156 | |
| 157 | static u32 crtc_feature_map[SDE_CP_CRTC_MAX_FEATURES] = { |
| 158 | [SDE_CP_CRTC_DSPP_IGC] = SDE_DSPP_IGC, |
| 159 | [SDE_CP_CRTC_DSPP_PCC] = SDE_DSPP_PCC, |
| 160 | [SDE_CP_CRTC_DSPP_GC] = SDE_DSPP_GC, |
| 161 | [SDE_CP_CRTC_DSPP_MEMCOL_SKIN] = SDE_DSPP_MEMCOLOR, |
| 162 | [SDE_CP_CRTC_DSPP_MEMCOL_SKY] = SDE_DSPP_MEMCOLOR, |
| 163 | [SDE_CP_CRTC_DSPP_MEMCOL_FOLIAGE] = SDE_DSPP_MEMCOLOR, |
| 164 | [SDE_CP_CRTC_DSPP_SIXZONE] = SDE_DSPP_SIXZONE, |
| 165 | [SDE_CP_CRTC_DSPP_GAMUT] = SDE_DSPP_GAMUT, |
| 166 | [SDE_CP_CRTC_DSPP_DITHER] = SDE_DSPP_DITHER, |
| 167 | [SDE_CP_CRTC_DSPP_VLUT] = SDE_DSPP_VLUT, |
| 168 | }; |
| 169 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 170 | #define INIT_PROP_ATTACH(p, crtc, prop, node, feature, val) \ |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 171 | do { \ |
| 172 | (p)->crtc = crtc; \ |
| 173 | (p)->prop = prop; \ |
| 174 | (p)->prop_node = node; \ |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 175 | (p)->feature = feature; \ |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 176 | (p)->val = val; \ |
| 177 | } while (0) |
| 178 | |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 179 | static void sde_cp_get_hw_payload(struct sde_cp_node *prop_node, |
| 180 | struct sde_hw_cp_cfg *hw_cfg, |
| 181 | bool *feature_enabled) |
| 182 | { |
| 183 | |
| 184 | struct drm_property_blob *blob = NULL; |
| 185 | |
| 186 | memset(hw_cfg, 0, sizeof(*hw_cfg)); |
| 187 | *feature_enabled = false; |
| 188 | |
| 189 | blob = prop_node->blob_ptr; |
| 190 | if (prop_node->prop_flags & DRM_MODE_PROP_BLOB) { |
| 191 | if (blob) { |
| 192 | hw_cfg->len = blob->length; |
| 193 | hw_cfg->payload = blob->data; |
| 194 | *feature_enabled = true; |
| 195 | } |
| 196 | } else if (prop_node->prop_flags & DRM_MODE_PROP_RANGE) { |
| 197 | /* Check if local blob is Set */ |
| 198 | if (!blob) { |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 199 | if (prop_node->prop_val) { |
| 200 | hw_cfg->len = sizeof(prop_node->prop_val); |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 201 | hw_cfg->payload = &prop_node->prop_val; |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 202 | } |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 203 | } else { |
| 204 | hw_cfg->len = (prop_node->prop_val) ? blob->length : |
| 205 | 0; |
| 206 | hw_cfg->payload = (prop_node->prop_val) ? blob->data |
| 207 | : NULL; |
| 208 | } |
| 209 | if (prop_node->prop_val) |
| 210 | *feature_enabled = true; |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 211 | } else if (prop_node->prop_flags & DRM_MODE_PROP_ENUM) { |
| 212 | *feature_enabled = (prop_node->prop_val != 0); |
| 213 | hw_cfg->len = sizeof(prop_node->prop_val); |
| 214 | hw_cfg->payload = &prop_node->prop_val; |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 215 | } else { |
| 216 | DRM_ERROR("property type is not supported\n"); |
| 217 | } |
| 218 | } |
| 219 | |
| 220 | static int sde_cp_disable_crtc_blob_property(struct sde_cp_node *prop_node) |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 221 | { |
| 222 | struct drm_property_blob *blob = prop_node->blob_ptr; |
| 223 | |
| 224 | if (!blob) |
Gopikrishnaiah Anandan | 8b1498a | 2017-05-10 16:58:04 -0700 | [diff] [blame] | 225 | return 0; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 226 | drm_property_unreference_blob(blob); |
| 227 | prop_node->blob_ptr = NULL; |
| 228 | return 0; |
| 229 | } |
| 230 | |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 231 | static int sde_cp_create_local_blob(struct drm_crtc *crtc, u32 feature, int len) |
| 232 | { |
| 233 | int ret = -EINVAL; |
| 234 | bool found = false; |
| 235 | struct sde_cp_node *prop_node = NULL; |
| 236 | struct drm_property_blob *blob_ptr; |
| 237 | struct sde_crtc *sde_crtc = to_sde_crtc(crtc); |
| 238 | |
| 239 | list_for_each_entry(prop_node, &sde_crtc->feature_list, feature_list) { |
| 240 | if (prop_node->feature == feature) { |
| 241 | found = true; |
| 242 | break; |
| 243 | } |
| 244 | } |
| 245 | |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 246 | if (!found || !(prop_node->prop_flags & DRM_MODE_PROP_RANGE)) { |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 247 | DRM_ERROR("local blob create failed prop found %d flags %d\n", |
| 248 | found, prop_node->prop_flags); |
| 249 | return ret; |
| 250 | } |
| 251 | |
| 252 | blob_ptr = drm_property_create_blob(crtc->dev, len, NULL); |
| 253 | ret = (IS_ERR_OR_NULL(blob_ptr)) ? PTR_ERR(blob_ptr) : 0; |
| 254 | if (!ret) |
| 255 | prop_node->blob_ptr = blob_ptr; |
| 256 | |
| 257 | return ret; |
| 258 | } |
| 259 | |
| 260 | static void sde_cp_destroy_local_blob(struct sde_cp_node *prop_node) |
| 261 | { |
| 262 | if (!(prop_node->prop_flags & DRM_MODE_PROP_BLOB) && |
| 263 | prop_node->blob_ptr) |
| 264 | drm_property_unreference_blob(prop_node->blob_ptr); |
| 265 | } |
| 266 | |
| 267 | static int sde_cp_handle_range_property(struct sde_cp_node *prop_node, |
| 268 | uint64_t val) |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 269 | { |
| 270 | int ret = 0; |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 271 | struct drm_property_blob *blob_ptr = prop_node->blob_ptr; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 272 | |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 273 | if (!blob_ptr) { |
| 274 | prop_node->prop_val = val; |
| 275 | return 0; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 276 | } |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 277 | |
| 278 | if (!val) { |
| 279 | prop_node->prop_val = 0; |
| 280 | return 0; |
| 281 | } |
| 282 | |
| 283 | ret = copy_from_user(blob_ptr->data, (void *)val, blob_ptr->length); |
| 284 | if (ret) { |
| 285 | DRM_ERROR("failed to get the property info ret %d", ret); |
| 286 | ret = -EFAULT; |
| 287 | } else { |
| 288 | prop_node->prop_val = val; |
| 289 | } |
| 290 | |
| 291 | return ret; |
| 292 | } |
| 293 | |
| 294 | static int sde_cp_disable_crtc_property(struct drm_crtc *crtc, |
| 295 | struct drm_property *property, |
| 296 | struct sde_cp_node *prop_node) |
| 297 | { |
| 298 | int ret = -EINVAL; |
| 299 | |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 300 | if (property->flags & DRM_MODE_PROP_BLOB) { |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 301 | ret = sde_cp_disable_crtc_blob_property(prop_node); |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 302 | } else if (property->flags & DRM_MODE_PROP_RANGE) { |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 303 | ret = sde_cp_handle_range_property(prop_node, 0); |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 304 | } else if (property->flags & DRM_MODE_PROP_ENUM) { |
| 305 | ret = 0; |
| 306 | prop_node->prop_val = 0; |
| 307 | } |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 308 | return ret; |
| 309 | } |
| 310 | |
| 311 | static int sde_cp_enable_crtc_blob_property(struct drm_crtc *crtc, |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 312 | struct sde_cp_node *prop_node, |
| 313 | uint64_t val) |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 314 | { |
| 315 | struct drm_property_blob *blob = NULL; |
| 316 | |
| 317 | /** |
| 318 | * For non-blob based properties add support to create a blob |
| 319 | * using the val and store the blob_ptr in prop_node. |
| 320 | */ |
| 321 | blob = drm_property_lookup_blob(crtc->dev, val); |
| 322 | if (!blob) { |
| 323 | DRM_ERROR("invalid blob id %lld\n", val); |
| 324 | return -EINVAL; |
| 325 | } |
Gopikrishnaiah Anandan | 29ed151 | 2017-01-23 09:53:56 -0800 | [diff] [blame] | 326 | if (blob->length != prop_node->prop_blob_sz) { |
| 327 | DRM_ERROR("invalid blob len %zd exp %d feature %d\n", |
| 328 | blob->length, prop_node->prop_blob_sz, prop_node->feature); |
| 329 | drm_property_unreference_blob(blob); |
| 330 | return -EINVAL; |
| 331 | } |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 332 | /* Release refernce to existing payload of the property */ |
| 333 | if (prop_node->blob_ptr) |
| 334 | drm_property_unreference_blob(prop_node->blob_ptr); |
| 335 | |
| 336 | prop_node->blob_ptr = blob; |
| 337 | return 0; |
| 338 | } |
| 339 | |
| 340 | static int sde_cp_enable_crtc_property(struct drm_crtc *crtc, |
| 341 | struct drm_property *property, |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 342 | struct sde_cp_node *prop_node, |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 343 | uint64_t val) |
| 344 | { |
| 345 | int ret = -EINVAL; |
| 346 | |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 347 | if (property->flags & DRM_MODE_PROP_BLOB) { |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 348 | ret = sde_cp_enable_crtc_blob_property(crtc, prop_node, val); |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 349 | } else if (property->flags & DRM_MODE_PROP_RANGE) { |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 350 | ret = sde_cp_handle_range_property(prop_node, val); |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 351 | } else if (property->flags & DRM_MODE_PROP_ENUM) { |
| 352 | ret = 0; |
| 353 | prop_node->prop_val = val; |
| 354 | } |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 355 | return ret; |
| 356 | } |
| 357 | |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 358 | static struct sde_kms *get_kms(struct drm_crtc *crtc) |
| 359 | { |
| 360 | struct msm_drm_private *priv = crtc->dev->dev_private; |
| 361 | |
| 362 | return to_sde_kms(priv->kms); |
| 363 | } |
| 364 | |
| 365 | static void sde_cp_crtc_prop_attach(struct sde_cp_prop_attach *prop_attach) |
| 366 | { |
| 367 | |
| 368 | struct sde_crtc *sde_crtc = to_sde_crtc(prop_attach->crtc); |
| 369 | |
| 370 | drm_object_attach_property(&prop_attach->crtc->base, |
| 371 | prop_attach->prop, prop_attach->val); |
| 372 | |
| 373 | INIT_LIST_HEAD(&prop_attach->prop_node->active_list); |
| 374 | INIT_LIST_HEAD(&prop_attach->prop_node->dirty_list); |
| 375 | |
| 376 | prop_attach->prop_node->property_id = prop_attach->prop->base.id; |
| 377 | prop_attach->prop_node->prop_flags = prop_attach->prop->flags; |
| 378 | prop_attach->prop_node->feature = prop_attach->feature; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 379 | |
| 380 | if (prop_attach->feature < SDE_CP_CRTC_DSPP_MAX) |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 381 | prop_attach->prop_node->is_dspp_feature = true; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 382 | else |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 383 | prop_attach->prop_node->is_dspp_feature = false; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 384 | |
| 385 | list_add(&prop_attach->prop_node->feature_list, |
| 386 | &sde_crtc->feature_list); |
| 387 | } |
| 388 | |
| 389 | void sde_cp_crtc_init(struct drm_crtc *crtc) |
| 390 | { |
| 391 | struct sde_crtc *sde_crtc = NULL; |
| 392 | |
| 393 | if (!crtc) { |
| 394 | DRM_ERROR("invalid crtc %pK\n", crtc); |
| 395 | return; |
| 396 | } |
| 397 | |
| 398 | sde_crtc = to_sde_crtc(crtc); |
| 399 | if (!sde_crtc) { |
| 400 | DRM_ERROR("invalid sde_crtc %pK\n", sde_crtc); |
| 401 | return; |
| 402 | } |
| 403 | |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 404 | /* create blob to store histogram data */ |
| 405 | sde_crtc->hist_blob = drm_property_create_blob(crtc->dev, |
| 406 | sizeof(struct drm_msm_hist), NULL); |
| 407 | if (IS_ERR(sde_crtc->hist_blob)) |
| 408 | sde_crtc->hist_blob = NULL; |
| 409 | |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 410 | mutex_init(&sde_crtc->crtc_cp_lock); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 411 | INIT_LIST_HEAD(&sde_crtc->active_list); |
| 412 | INIT_LIST_HEAD(&sde_crtc->dirty_list); |
| 413 | INIT_LIST_HEAD(&sde_crtc->feature_list); |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 414 | INIT_LIST_HEAD(&sde_crtc->ad_dirty); |
| 415 | INIT_LIST_HEAD(&sde_crtc->ad_active); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 416 | } |
| 417 | |
Gopikrishnaiah Anandan | 41980b4 | 2016-06-21 16:01:33 -0700 | [diff] [blame] | 418 | static void sde_cp_crtc_install_immutable_property(struct drm_crtc *crtc, |
| 419 | char *name, |
| 420 | u32 feature) |
| 421 | { |
| 422 | struct drm_property *prop; |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 423 | struct sde_cp_node *prop_node = NULL; |
Gopikrishnaiah Anandan | 41980b4 | 2016-06-21 16:01:33 -0700 | [diff] [blame] | 424 | struct msm_drm_private *priv; |
| 425 | struct sde_cp_prop_attach prop_attach; |
| 426 | uint64_t val = 0; |
| 427 | |
| 428 | if (feature >= SDE_CP_CRTC_MAX_FEATURES) { |
| 429 | DRM_ERROR("invalid feature %d max %d\n", feature, |
| 430 | SDE_CP_CRTC_MAX_FEATURES); |
| 431 | return; |
| 432 | } |
| 433 | |
| 434 | prop_node = kzalloc(sizeof(*prop_node), GFP_KERNEL); |
| 435 | if (!prop_node) |
| 436 | return; |
| 437 | |
| 438 | priv = crtc->dev->dev_private; |
| 439 | prop = priv->cp_property[feature]; |
| 440 | |
| 441 | if (!prop) { |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 442 | prop = drm_property_create_range(crtc->dev, |
| 443 | DRM_MODE_PROP_IMMUTABLE, name, 0, 1); |
Gopikrishnaiah Anandan | 41980b4 | 2016-06-21 16:01:33 -0700 | [diff] [blame] | 444 | if (!prop) { |
| 445 | DRM_ERROR("property create failed: %s\n", name); |
| 446 | kfree(prop_node); |
| 447 | return; |
| 448 | } |
| 449 | priv->cp_property[feature] = prop; |
| 450 | } |
| 451 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 452 | INIT_PROP_ATTACH(&prop_attach, crtc, prop, prop_node, |
| 453 | feature, val); |
Gopikrishnaiah Anandan | 41980b4 | 2016-06-21 16:01:33 -0700 | [diff] [blame] | 454 | sde_cp_crtc_prop_attach(&prop_attach); |
| 455 | } |
| 456 | |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 457 | static void sde_cp_crtc_install_range_property(struct drm_crtc *crtc, |
| 458 | char *name, |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 459 | u32 feature, |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 460 | uint64_t min, uint64_t max, |
| 461 | uint64_t val) |
| 462 | { |
| 463 | struct drm_property *prop; |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 464 | struct sde_cp_node *prop_node = NULL; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 465 | struct msm_drm_private *priv; |
| 466 | struct sde_cp_prop_attach prop_attach; |
| 467 | |
| 468 | if (feature >= SDE_CP_CRTC_MAX_FEATURES) { |
| 469 | DRM_ERROR("invalid feature %d max %d\n", feature, |
| 470 | SDE_CP_CRTC_MAX_FEATURES); |
| 471 | return; |
| 472 | } |
| 473 | |
| 474 | prop_node = kzalloc(sizeof(*prop_node), GFP_KERNEL); |
| 475 | if (!prop_node) |
| 476 | return; |
| 477 | |
| 478 | priv = crtc->dev->dev_private; |
| 479 | prop = priv->cp_property[feature]; |
| 480 | |
| 481 | if (!prop) { |
| 482 | prop = drm_property_create_range(crtc->dev, 0, name, min, max); |
| 483 | if (!prop) { |
| 484 | DRM_ERROR("property create failed: %s\n", name); |
| 485 | kfree(prop_node); |
| 486 | return; |
| 487 | } |
| 488 | priv->cp_property[feature] = prop; |
| 489 | } |
| 490 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 491 | INIT_PROP_ATTACH(&prop_attach, crtc, prop, prop_node, |
| 492 | feature, val); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 493 | |
| 494 | sde_cp_crtc_prop_attach(&prop_attach); |
| 495 | } |
| 496 | |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 497 | static void sde_cp_crtc_install_blob_property(struct drm_crtc *crtc, char *name, |
Gopikrishnaiah Anandan | 29ed151 | 2017-01-23 09:53:56 -0800 | [diff] [blame] | 498 | u32 feature, u32 blob_sz) |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 499 | { |
| 500 | struct drm_property *prop; |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 501 | struct sde_cp_node *prop_node = NULL; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 502 | struct msm_drm_private *priv; |
| 503 | uint64_t val = 0; |
| 504 | struct sde_cp_prop_attach prop_attach; |
| 505 | |
| 506 | if (feature >= SDE_CP_CRTC_MAX_FEATURES) { |
| 507 | DRM_ERROR("invalid feature %d max %d\n", feature, |
| 508 | SDE_CP_CRTC_MAX_FEATURES); |
| 509 | return; |
| 510 | } |
| 511 | |
| 512 | prop_node = kzalloc(sizeof(*prop_node), GFP_KERNEL); |
| 513 | if (!prop_node) |
| 514 | return; |
| 515 | |
| 516 | priv = crtc->dev->dev_private; |
| 517 | prop = priv->cp_property[feature]; |
| 518 | |
| 519 | if (!prop) { |
| 520 | prop = drm_property_create(crtc->dev, |
| 521 | DRM_MODE_PROP_BLOB, name, 0); |
| 522 | if (!prop) { |
| 523 | DRM_ERROR("property create failed: %s\n", name); |
| 524 | kfree(prop_node); |
| 525 | return; |
| 526 | } |
| 527 | priv->cp_property[feature] = prop; |
| 528 | } |
| 529 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 530 | INIT_PROP_ATTACH(&prop_attach, crtc, prop, prop_node, |
| 531 | feature, val); |
Gopikrishnaiah Anandan | 29ed151 | 2017-01-23 09:53:56 -0800 | [diff] [blame] | 532 | prop_node->prop_blob_sz = blob_sz; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 533 | |
| 534 | sde_cp_crtc_prop_attach(&prop_attach); |
| 535 | } |
| 536 | |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 537 | static void sde_cp_crtc_install_enum_property(struct drm_crtc *crtc, |
| 538 | u32 feature, const struct drm_prop_enum_list *list, u32 enum_sz, |
| 539 | char *name) |
| 540 | { |
| 541 | struct drm_property *prop; |
| 542 | struct sde_cp_node *prop_node = NULL; |
| 543 | struct msm_drm_private *priv; |
| 544 | uint64_t val = 0; |
| 545 | struct sde_cp_prop_attach prop_attach; |
| 546 | |
| 547 | if (feature >= SDE_CP_CRTC_MAX_FEATURES) { |
| 548 | DRM_ERROR("invalid feature %d max %d\n", feature, |
| 549 | SDE_CP_CRTC_MAX_FEATURES); |
| 550 | return; |
| 551 | } |
| 552 | |
| 553 | prop_node = kzalloc(sizeof(*prop_node), GFP_KERNEL); |
| 554 | if (!prop_node) |
| 555 | return; |
| 556 | |
| 557 | priv = crtc->dev->dev_private; |
| 558 | prop = priv->cp_property[feature]; |
| 559 | |
| 560 | if (!prop) { |
| 561 | prop = drm_property_create_enum(crtc->dev, 0, name, |
| 562 | list, enum_sz); |
| 563 | if (!prop) { |
| 564 | DRM_ERROR("property create failed: %s\n", name); |
| 565 | kfree(prop_node); |
| 566 | return; |
| 567 | } |
| 568 | priv->cp_property[feature] = prop; |
| 569 | } |
| 570 | |
| 571 | INIT_PROP_ATTACH(&prop_attach, crtc, prop, prop_node, |
| 572 | feature, val); |
| 573 | |
| 574 | sde_cp_crtc_prop_attach(&prop_attach); |
| 575 | } |
| 576 | |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 577 | static struct sde_crtc_irq_info *_sde_cp_get_intr_node(u32 event, |
| 578 | struct sde_crtc *sde_crtc) |
| 579 | { |
| 580 | bool found = false; |
| 581 | struct sde_crtc_irq_info *node = NULL; |
| 582 | |
| 583 | list_for_each_entry(node, &sde_crtc->user_event_list, list) { |
| 584 | if (node->event == event) { |
| 585 | found = true; |
| 586 | break; |
| 587 | } |
| 588 | } |
| 589 | |
| 590 | if (!found) |
| 591 | node = NULL; |
| 592 | |
| 593 | return node; |
| 594 | } |
| 595 | |
Xu Yang | 056d39b | 2017-07-11 16:34:13 +0800 | [diff] [blame] | 596 | static void _sde_cp_crtc_enable_hist_irq(struct sde_crtc *sde_crtc) |
| 597 | { |
| 598 | struct drm_crtc *crtc_drm = &sde_crtc->base; |
| 599 | struct sde_kms *kms = NULL; |
| 600 | struct sde_hw_mixer *hw_lm; |
| 601 | struct sde_hw_dspp *hw_dspp = NULL; |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 602 | struct sde_crtc_irq_info *node = NULL; |
| 603 | int i, irq_idx, ret = 0; |
| 604 | unsigned long flags; |
Xu Yang | 056d39b | 2017-07-11 16:34:13 +0800 | [diff] [blame] | 605 | |
| 606 | if (!crtc_drm) { |
| 607 | DRM_ERROR("invalid crtc %pK\n", crtc_drm); |
| 608 | return; |
| 609 | } |
| 610 | |
| 611 | kms = get_kms(crtc_drm); |
| 612 | |
| 613 | for (i = 0; i < sde_crtc->num_mixers; i++) { |
| 614 | hw_lm = sde_crtc->mixers[i].hw_lm; |
| 615 | hw_dspp = sde_crtc->mixers[i].hw_dspp; |
| 616 | if (!hw_lm->cfg.right_mixer) |
| 617 | break; |
| 618 | } |
| 619 | |
| 620 | if (!hw_dspp) { |
| 621 | DRM_ERROR("invalid dspp\n"); |
| 622 | return; |
| 623 | } |
| 624 | |
| 625 | irq_idx = sde_core_irq_idx_lookup(kms, SDE_IRQ_TYPE_HIST_DSPP_DONE, |
| 626 | hw_dspp->idx); |
| 627 | if (irq_idx < 0) { |
| 628 | DRM_ERROR("failed to get irq idx\n"); |
| 629 | return; |
| 630 | } |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 631 | |
| 632 | spin_lock_irqsave(&sde_crtc->spin_lock, flags); |
| 633 | node = _sde_cp_get_intr_node(DRM_EVENT_HISTOGRAM, sde_crtc); |
| 634 | spin_unlock_irqrestore(&sde_crtc->spin_lock, flags); |
| 635 | |
| 636 | if (!node) |
| 637 | return; |
| 638 | |
Xu Yang | ed79cec | 2018-01-10 21:04:05 +0800 | [diff] [blame] | 639 | spin_lock_irqsave(&node->state_lock, flags); |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 640 | if (node->state == IRQ_DISABLED) { |
| 641 | ret = sde_core_irq_enable(kms, &irq_idx, 1); |
| 642 | if (ret) |
| 643 | DRM_ERROR("failed to enable irq %d\n", irq_idx); |
| 644 | else |
| 645 | node->state = IRQ_ENABLED; |
| 646 | } |
Xu Yang | ed79cec | 2018-01-10 21:04:05 +0800 | [diff] [blame] | 647 | spin_unlock_irqrestore(&node->state_lock, flags); |
Xu Yang | 056d39b | 2017-07-11 16:34:13 +0800 | [diff] [blame] | 648 | } |
| 649 | |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 650 | static void sde_cp_crtc_setfeature(struct sde_cp_node *prop_node, |
Gopikrishnaiah Anandan | db90fa1 | 2017-05-09 17:56:08 -0700 | [diff] [blame] | 651 | struct sde_crtc *sde_crtc) |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 652 | { |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 653 | struct sde_hw_cp_cfg hw_cfg; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 654 | struct sde_hw_mixer *hw_lm; |
| 655 | struct sde_hw_dspp *hw_dspp; |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 656 | u32 num_mixers = sde_crtc->num_mixers; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 657 | int i = 0; |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 658 | bool feature_enabled = false; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 659 | int ret = 0; |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 660 | struct sde_ad_hw_cfg ad_cfg; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 661 | |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 662 | sde_cp_get_hw_payload(prop_node, &hw_cfg, &feature_enabled); |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 663 | hw_cfg.num_of_mixers = sde_crtc->num_mixers; |
Gopikrishnaiah Anandan | db90fa1 | 2017-05-09 17:56:08 -0700 | [diff] [blame] | 664 | hw_cfg.last_feature = 0; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 665 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 666 | for (i = 0; i < num_mixers && !ret; i++) { |
| 667 | hw_lm = sde_crtc->mixers[i].hw_lm; |
| 668 | hw_dspp = sde_crtc->mixers[i].hw_dspp; |
Xu Yang | f9c7611 | 2017-12-08 14:36:50 +0800 | [diff] [blame] | 669 | if (!hw_lm) { |
| 670 | ret = -EINVAL; |
| 671 | continue; |
| 672 | } |
Gopikrishnaiah Anandan | fbf7539 | 2017-01-16 10:43:36 -0800 | [diff] [blame] | 673 | hw_cfg.ctl = sde_crtc->mixers[i].hw_ctl; |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 674 | hw_cfg.mixer_info = hw_lm; |
Xu Yang | f9c7611 | 2017-12-08 14:36:50 +0800 | [diff] [blame] | 675 | hw_cfg.displayh = num_mixers * hw_lm->cfg.out_width; |
| 676 | hw_cfg.displayv = hw_lm->cfg.out_height; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 677 | switch (prop_node->feature) { |
| 678 | case SDE_CP_CRTC_DSPP_VLUT: |
| 679 | if (!hw_dspp || !hw_dspp->ops.setup_vlut) { |
| 680 | ret = -EINVAL; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 681 | continue; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 682 | } |
| 683 | hw_dspp->ops.setup_vlut(hw_dspp, &hw_cfg); |
| 684 | break; |
| 685 | case SDE_CP_CRTC_DSPP_PCC: |
| 686 | if (!hw_dspp || !hw_dspp->ops.setup_pcc) { |
| 687 | ret = -EINVAL; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 688 | continue; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 689 | } |
| 690 | hw_dspp->ops.setup_pcc(hw_dspp, &hw_cfg); |
| 691 | break; |
| 692 | case SDE_CP_CRTC_DSPP_IGC: |
| 693 | if (!hw_dspp || !hw_dspp->ops.setup_igc) { |
| 694 | ret = -EINVAL; |
| 695 | continue; |
| 696 | } |
| 697 | hw_dspp->ops.setup_igc(hw_dspp, &hw_cfg); |
| 698 | break; |
| 699 | case SDE_CP_CRTC_DSPP_GC: |
| 700 | if (!hw_dspp || !hw_dspp->ops.setup_gc) { |
| 701 | ret = -EINVAL; |
| 702 | continue; |
| 703 | } |
| 704 | hw_dspp->ops.setup_gc(hw_dspp, &hw_cfg); |
| 705 | break; |
Rajesh Yadav | 284947c | 2017-07-21 20:32:13 +0530 | [diff] [blame] | 706 | case SDE_CP_CRTC_DSPP_HSIC: |
| 707 | if (!hw_dspp || !hw_dspp->ops.setup_pa_hsic) { |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 708 | ret = -EINVAL; |
| 709 | continue; |
| 710 | } |
Rajesh Yadav | 284947c | 2017-07-21 20:32:13 +0530 | [diff] [blame] | 711 | hw_dspp->ops.setup_pa_hsic(hw_dspp, &hw_cfg); |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 712 | break; |
Rajesh Yadav | 7b8fbae | 2017-08-28 14:48:14 +0530 | [diff] [blame] | 713 | case SDE_CP_CRTC_DSPP_MEMCOL_SKIN: |
| 714 | if (!hw_dspp || !hw_dspp->ops.setup_pa_memcol_skin) { |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 715 | ret = -EINVAL; |
| 716 | continue; |
Stephen Boyd | 22f7b51 | 2017-03-01 16:56:35 -0800 | [diff] [blame] | 717 | } |
Rajesh Yadav | 7b8fbae | 2017-08-28 14:48:14 +0530 | [diff] [blame] | 718 | hw_dspp->ops.setup_pa_memcol_skin(hw_dspp, &hw_cfg); |
| 719 | break; |
| 720 | case SDE_CP_CRTC_DSPP_MEMCOL_SKY: |
| 721 | if (!hw_dspp || !hw_dspp->ops.setup_pa_memcol_sky) { |
| 722 | ret = -EINVAL; |
| 723 | continue; |
| 724 | } |
| 725 | hw_dspp->ops.setup_pa_memcol_sky(hw_dspp, &hw_cfg); |
| 726 | break; |
| 727 | case SDE_CP_CRTC_DSPP_MEMCOL_FOLIAGE: |
| 728 | if (!hw_dspp || !hw_dspp->ops.setup_pa_memcol_foliage) { |
| 729 | ret = -EINVAL; |
| 730 | continue; |
| 731 | } |
| 732 | hw_dspp->ops.setup_pa_memcol_foliage(hw_dspp, &hw_cfg); |
| 733 | break; |
| 734 | case SDE_CP_CRTC_DSPP_MEMCOL_PROT: |
| 735 | if (!hw_dspp || !hw_dspp->ops.setup_pa_memcol_prot) { |
| 736 | ret = -EINVAL; |
| 737 | continue; |
| 738 | } |
| 739 | hw_dspp->ops.setup_pa_memcol_prot(hw_dspp, &hw_cfg); |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 740 | break; |
| 741 | case SDE_CP_CRTC_DSPP_SIXZONE: |
| 742 | if (!hw_dspp || !hw_dspp->ops.setup_sixzone) { |
| 743 | ret = -EINVAL; |
| 744 | continue; |
| 745 | } |
| 746 | hw_dspp->ops.setup_sixzone(hw_dspp, &hw_cfg); |
| 747 | break; |
| 748 | case SDE_CP_CRTC_DSPP_GAMUT: |
| 749 | if (!hw_dspp || !hw_dspp->ops.setup_gamut) { |
| 750 | ret = -EINVAL; |
| 751 | continue; |
| 752 | } |
| 753 | hw_dspp->ops.setup_gamut(hw_dspp, &hw_cfg); |
| 754 | break; |
| 755 | case SDE_CP_CRTC_LM_GC: |
Xu Yang | f9c7611 | 2017-12-08 14:36:50 +0800 | [diff] [blame] | 756 | if (!hw_lm->ops.setup_gc) { |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 757 | ret = -EINVAL; |
| 758 | continue; |
| 759 | } |
| 760 | hw_lm->ops.setup_gc(hw_lm, &hw_cfg); |
| 761 | break; |
Xu Yang | 30f2ccc | 2018-02-06 15:56:33 +0800 | [diff] [blame] | 762 | case SDE_CP_CRTC_DSPP_DITHER: |
| 763 | if (!hw_dspp || !hw_dspp->ops.setup_pa_dither) { |
| 764 | ret = -EINVAL; |
| 765 | continue; |
| 766 | } |
| 767 | hw_dspp->ops.setup_pa_dither(hw_dspp, &hw_cfg); |
| 768 | break; |
Xu Yang | 056d39b | 2017-07-11 16:34:13 +0800 | [diff] [blame] | 769 | case SDE_CP_CRTC_DSPP_HIST_CTRL: |
| 770 | if (!hw_dspp || !hw_dspp->ops.setup_histogram) { |
| 771 | ret = -EINVAL; |
| 772 | continue; |
| 773 | } |
| 774 | hw_dspp->ops.setup_histogram(hw_dspp, &feature_enabled); |
| 775 | break; |
| 776 | case SDE_CP_CRTC_DSPP_HIST_IRQ: |
Xu Yang | f9c7611 | 2017-12-08 14:36:50 +0800 | [diff] [blame] | 777 | if (!hw_dspp) { |
Xu Yang | 056d39b | 2017-07-11 16:34:13 +0800 | [diff] [blame] | 778 | ret = -EINVAL; |
| 779 | continue; |
| 780 | } |
| 781 | if (!hw_lm->cfg.right_mixer) |
| 782 | _sde_cp_crtc_enable_hist_irq(sde_crtc); |
| 783 | break; |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 784 | case SDE_CP_CRTC_DSPP_AD_MODE: |
| 785 | if (!hw_dspp || !hw_dspp->ops.setup_ad) { |
| 786 | ret = -EINVAL; |
| 787 | continue; |
| 788 | } |
| 789 | ad_cfg.prop = AD_MODE; |
| 790 | ad_cfg.hw_cfg = &hw_cfg; |
| 791 | hw_dspp->ops.setup_ad(hw_dspp, &ad_cfg); |
| 792 | break; |
| 793 | case SDE_CP_CRTC_DSPP_AD_INIT: |
| 794 | if (!hw_dspp || !hw_dspp->ops.setup_ad) { |
| 795 | ret = -EINVAL; |
| 796 | continue; |
| 797 | } |
| 798 | ad_cfg.prop = AD_INIT; |
| 799 | ad_cfg.hw_cfg = &hw_cfg; |
| 800 | hw_dspp->ops.setup_ad(hw_dspp, &ad_cfg); |
| 801 | break; |
| 802 | case SDE_CP_CRTC_DSPP_AD_CFG: |
| 803 | if (!hw_dspp || !hw_dspp->ops.setup_ad) { |
| 804 | ret = -EINVAL; |
| 805 | continue; |
| 806 | } |
| 807 | ad_cfg.prop = AD_CFG; |
| 808 | ad_cfg.hw_cfg = &hw_cfg; |
| 809 | hw_dspp->ops.setup_ad(hw_dspp, &ad_cfg); |
| 810 | break; |
| 811 | case SDE_CP_CRTC_DSPP_AD_INPUT: |
| 812 | if (!hw_dspp || !hw_dspp->ops.setup_ad) { |
| 813 | ret = -EINVAL; |
| 814 | continue; |
| 815 | } |
| 816 | ad_cfg.prop = AD_INPUT; |
| 817 | ad_cfg.hw_cfg = &hw_cfg; |
| 818 | hw_dspp->ops.setup_ad(hw_dspp, &ad_cfg); |
| 819 | break; |
| 820 | case SDE_CP_CRTC_DSPP_AD_ASSERTIVENESS: |
| 821 | if (!hw_dspp || !hw_dspp->ops.setup_ad) { |
| 822 | ret = -EINVAL; |
| 823 | continue; |
| 824 | } |
| 825 | ad_cfg.prop = AD_ASSERTIVE; |
| 826 | ad_cfg.hw_cfg = &hw_cfg; |
| 827 | hw_dspp->ops.setup_ad(hw_dspp, &ad_cfg); |
| 828 | break; |
| 829 | case SDE_CP_CRTC_DSPP_AD_BACKLIGHT: |
| 830 | if (!hw_dspp || !hw_dspp->ops.setup_ad) { |
| 831 | ret = -EINVAL; |
| 832 | continue; |
| 833 | } |
| 834 | ad_cfg.prop = AD_BACKLIGHT; |
| 835 | ad_cfg.hw_cfg = &hw_cfg; |
| 836 | hw_dspp->ops.setup_ad(hw_dspp, &ad_cfg); |
| 837 | break; |
Xu Yang | d59dd92 | 2017-12-26 14:22:25 +0800 | [diff] [blame] | 838 | case SDE_CP_CRTC_DSPP_AD_STRENGTH: |
| 839 | if (!hw_dspp || !hw_dspp->ops.setup_ad) { |
| 840 | ret = -EINVAL; |
| 841 | continue; |
| 842 | } |
| 843 | ad_cfg.prop = AD_STRENGTH; |
| 844 | ad_cfg.hw_cfg = &hw_cfg; |
| 845 | hw_dspp->ops.setup_ad(hw_dspp, &ad_cfg); |
| 846 | break; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 847 | default: |
| 848 | ret = -EINVAL; |
| 849 | break; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 850 | } |
| 851 | } |
| 852 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 853 | if (ret) { |
| 854 | DRM_ERROR("failed to %s feature %d\n", |
| 855 | ((feature_enabled) ? "enable" : "disable"), |
| 856 | prop_node->feature); |
| 857 | return; |
| 858 | } |
| 859 | |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 860 | if (feature_enabled) { |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 861 | DRM_DEBUG_DRIVER("Add feature to active list %d\n", |
| 862 | prop_node->property_id); |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 863 | sde_cp_update_list(prop_node, sde_crtc, false); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 864 | } else { |
| 865 | DRM_DEBUG_DRIVER("remove feature from active list %d\n", |
| 866 | prop_node->property_id); |
| 867 | list_del_init(&prop_node->active_list); |
| 868 | } |
| 869 | /* Programming of feature done remove from dirty list */ |
| 870 | list_del_init(&prop_node->dirty_list); |
| 871 | } |
| 872 | |
| 873 | void sde_cp_crtc_apply_properties(struct drm_crtc *crtc) |
| 874 | { |
| 875 | struct sde_crtc *sde_crtc = NULL; |
| 876 | bool set_dspp_flush = false, set_lm_flush = false; |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 877 | struct sde_cp_node *prop_node = NULL, *n = NULL; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 878 | struct sde_hw_ctl *ctl; |
| 879 | uint32_t flush_mask = 0; |
| 880 | u32 num_mixers = 0, i = 0; |
Ping Li | c51f40b | 2018-01-26 17:19:30 -0800 | [diff] [blame] | 881 | u32 sde_dspp_feature = SDE_DSPP_MAX; |
| 882 | struct msm_drm_private *priv = NULL; |
| 883 | struct sde_kms *sde_kms = NULL; |
| 884 | bool mdss_bus_vote = false; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 885 | |
| 886 | if (!crtc || !crtc->dev) { |
| 887 | DRM_ERROR("invalid crtc %pK dev %pK\n", crtc, |
| 888 | (crtc ? crtc->dev : NULL)); |
| 889 | return; |
| 890 | } |
| 891 | |
| 892 | sde_crtc = to_sde_crtc(crtc); |
| 893 | if (!sde_crtc) { |
| 894 | DRM_ERROR("invalid sde_crtc %pK\n", sde_crtc); |
| 895 | return; |
| 896 | } |
| 897 | |
| 898 | num_mixers = sde_crtc->num_mixers; |
| 899 | if (!num_mixers) { |
| 900 | DRM_DEBUG_DRIVER("no mixers for this crtc\n"); |
| 901 | return; |
| 902 | } |
| 903 | |
Ping Li | c51f40b | 2018-01-26 17:19:30 -0800 | [diff] [blame] | 904 | priv = crtc->dev->dev_private; |
| 905 | if (!priv || !priv->kms) { |
| 906 | SDE_ERROR("invalid kms\n"); |
| 907 | return; |
| 908 | } |
| 909 | sde_kms = to_sde_kms(priv->kms); |
| 910 | if (!sde_kms) { |
| 911 | SDE_ERROR("invalid sde kms\n"); |
| 912 | return; |
| 913 | } |
| 914 | |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 915 | mutex_lock(&sde_crtc->crtc_cp_lock); |
| 916 | |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 917 | /* Check if dirty lists are empty and ad features are disabled for |
| 918 | * early return. If ad properties are active then we need to issue |
| 919 | * dspp flush. |
| 920 | **/ |
| 921 | if (list_empty(&sde_crtc->dirty_list) && |
| 922 | list_empty(&sde_crtc->ad_dirty)) { |
| 923 | if (list_empty(&sde_crtc->ad_active)) { |
| 924 | DRM_DEBUG_DRIVER("Dirty list is empty\n"); |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 925 | goto exit; |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 926 | } |
Ping Li | e505f3b | 2017-06-19 14:19:08 -0700 | [diff] [blame] | 927 | sde_cp_ad_set_prop(sde_crtc, AD_IPC_RESET); |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 928 | set_dspp_flush = true; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 929 | } |
| 930 | |
| 931 | list_for_each_entry_safe(prop_node, n, &sde_crtc->dirty_list, |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 932 | dirty_list) { |
Ping Li | c51f40b | 2018-01-26 17:19:30 -0800 | [diff] [blame] | 933 | sde_dspp_feature = crtc_feature_map[prop_node->feature]; |
| 934 | if (!mdss_bus_vote && HIGH_BUS_VOTE_NEEDED(prop_node->feature) |
| 935 | && !reg_dmav1_dspp_feature_support(sde_dspp_feature)) { |
| 936 | sde_power_scale_reg_bus(&priv->phandle, |
| 937 | sde_kms->core_client, |
| 938 | VOTE_INDEX_HIGH, false); |
| 939 | pr_debug("Vote HIGH for data bus: feature %d\n", |
| 940 | prop_node->feature); |
| 941 | mdss_bus_vote = true; |
| 942 | } |
Gopikrishnaiah Anandan | db90fa1 | 2017-05-09 17:56:08 -0700 | [diff] [blame] | 943 | sde_cp_crtc_setfeature(prop_node, sde_crtc); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 944 | /* Set the flush flag to true */ |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 945 | if (prop_node->is_dspp_feature) |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 946 | set_dspp_flush = true; |
| 947 | else |
| 948 | set_lm_flush = true; |
| 949 | } |
Ping Li | c51f40b | 2018-01-26 17:19:30 -0800 | [diff] [blame] | 950 | if (mdss_bus_vote) { |
| 951 | sde_power_scale_reg_bus(&priv->phandle, sde_kms->core_client, |
| 952 | VOTE_INDEX_LOW, false); |
| 953 | pr_debug("Vote LOW for data bus\n"); |
| 954 | mdss_bus_vote = false; |
| 955 | } |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 956 | |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 957 | list_for_each_entry_safe(prop_node, n, &sde_crtc->ad_dirty, |
| 958 | dirty_list) { |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 959 | set_dspp_flush = true; |
Gopikrishnaiah Anandan | db90fa1 | 2017-05-09 17:56:08 -0700 | [diff] [blame] | 960 | sde_cp_crtc_setfeature(prop_node, sde_crtc); |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 961 | } |
| 962 | |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 963 | for (i = 0; i < num_mixers; i++) { |
| 964 | ctl = sde_crtc->mixers[i].hw_ctl; |
| 965 | if (!ctl) |
| 966 | continue; |
| 967 | if (set_dspp_flush && ctl->ops.get_bitmask_dspp |
Stephen Boyd | 22f7b51 | 2017-03-01 16:56:35 -0800 | [diff] [blame] | 968 | && sde_crtc->mixers[i].hw_dspp) { |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 969 | ctl->ops.get_bitmask_dspp(ctl, |
| 970 | &flush_mask, |
| 971 | sde_crtc->mixers[i].hw_dspp->idx); |
| 972 | ctl->ops.update_pending_flush(ctl, flush_mask); |
Stephen Boyd | 22f7b51 | 2017-03-01 16:56:35 -0800 | [diff] [blame] | 973 | } |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 974 | if (set_lm_flush && ctl->ops.get_bitmask_mixer |
Stephen Boyd | 22f7b51 | 2017-03-01 16:56:35 -0800 | [diff] [blame] | 975 | && sde_crtc->mixers[i].hw_lm) { |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 976 | flush_mask = ctl->ops.get_bitmask_mixer(ctl, |
| 977 | sde_crtc->mixers[i].hw_lm->idx); |
| 978 | ctl->ops.update_pending_flush(ctl, flush_mask); |
Stephen Boyd | 22f7b51 | 2017-03-01 16:56:35 -0800 | [diff] [blame] | 979 | } |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 980 | } |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 981 | exit: |
| 982 | mutex_unlock(&sde_crtc->crtc_cp_lock); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 983 | } |
| 984 | |
| 985 | void sde_cp_crtc_install_properties(struct drm_crtc *crtc) |
| 986 | { |
| 987 | struct sde_kms *kms = NULL; |
| 988 | struct sde_crtc *sde_crtc = NULL; |
| 989 | struct sde_mdss_cfg *catalog = NULL; |
| 990 | unsigned long features = 0; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 991 | int i = 0; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 992 | struct msm_drm_private *priv; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 993 | |
| 994 | if (!crtc || !crtc->dev || !crtc->dev->dev_private) { |
| 995 | DRM_ERROR("invalid crtc %pK dev %pK\n", |
| 996 | crtc, ((crtc) ? crtc->dev : NULL)); |
| 997 | return; |
| 998 | } |
| 999 | |
| 1000 | sde_crtc = to_sde_crtc(crtc); |
Gopikrishnaiah Anandan | 7f6ef94 | 2016-06-20 15:50:00 -0700 | [diff] [blame] | 1001 | if (!sde_crtc) { |
| 1002 | DRM_ERROR("sde_crtc %pK\n", sde_crtc); |
| 1003 | return; |
| 1004 | } |
| 1005 | |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1006 | kms = get_kms(crtc); |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1007 | if (!kms || !kms->catalog) { |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1008 | DRM_ERROR("invalid sde kms %pK catalog %pK sde_crtc %pK\n", |
| 1009 | kms, ((kms) ? kms->catalog : NULL), sde_crtc); |
| 1010 | return; |
| 1011 | } |
| 1012 | |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1013 | mutex_lock(&sde_crtc->crtc_cp_lock); |
| 1014 | |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1015 | /** |
| 1016 | * Function can be called during the atomic_check with test_only flag |
| 1017 | * and actual commit. Allocate properties only if feature list is |
| 1018 | * empty during the atomic_check with test_only flag. |
| 1019 | */ |
| 1020 | if (!list_empty(&sde_crtc->feature_list)) |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1021 | goto exit; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1022 | |
| 1023 | catalog = kms->catalog; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1024 | priv = crtc->dev->dev_private; |
| 1025 | /** |
| 1026 | * DSPP/LM properties are global to all the CRTCS. |
| 1027 | * Properties are created for first CRTC and re-used for later |
| 1028 | * crtcs. |
| 1029 | */ |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1030 | if (!priv->cp_property) { |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1031 | priv->cp_property = kzalloc((sizeof(priv->cp_property) * |
| 1032 | SDE_CP_CRTC_MAX_FEATURES), GFP_KERNEL); |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1033 | setup_dspp_prop_install_funcs(dspp_prop_install_func); |
| 1034 | setup_lm_prop_install_funcs(lm_prop_install_func); |
| 1035 | } |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1036 | if (!priv->cp_property) |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1037 | goto exit; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1038 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1039 | if (!catalog->dspp_count) |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1040 | goto lm_property; |
| 1041 | |
| 1042 | /* Check for all the DSPP properties and attach it to CRTC */ |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1043 | features = catalog->dspp[0].features; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1044 | for (i = 0; i < SDE_DSPP_MAX; i++) { |
| 1045 | if (!test_bit(i, &features)) |
| 1046 | continue; |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1047 | if (dspp_prop_install_func[i]) |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1048 | dspp_prop_install_func[i](crtc); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1049 | } |
| 1050 | |
| 1051 | lm_property: |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1052 | if (!catalog->mixer_count) |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1053 | goto exit; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1054 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1055 | /* Check for all the LM properties and attach it to CRTC */ |
| 1056 | features = catalog->mixer[0].features; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1057 | for (i = 0; i < SDE_MIXER_MAX; i++) { |
| 1058 | if (!test_bit(i, &features)) |
| 1059 | continue; |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1060 | if (lm_prop_install_func[i]) |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1061 | lm_prop_install_func[i](crtc); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1062 | } |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1063 | exit: |
| 1064 | mutex_unlock(&sde_crtc->crtc_cp_lock); |
| 1065 | |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1066 | } |
| 1067 | |
| 1068 | int sde_cp_crtc_set_property(struct drm_crtc *crtc, |
| 1069 | struct drm_property *property, |
| 1070 | uint64_t val) |
| 1071 | { |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 1072 | struct sde_cp_node *prop_node = NULL; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1073 | struct sde_crtc *sde_crtc = NULL; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1074 | int ret = 0, i = 0, dspp_cnt, lm_cnt; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1075 | u8 found = 0; |
| 1076 | |
| 1077 | if (!crtc || !property) { |
| 1078 | DRM_ERROR("invalid crtc %pK property %pK\n", crtc, property); |
| 1079 | return -EINVAL; |
| 1080 | } |
| 1081 | |
| 1082 | sde_crtc = to_sde_crtc(crtc); |
| 1083 | if (!sde_crtc) { |
| 1084 | DRM_ERROR("invalid sde_crtc %pK\n", sde_crtc); |
| 1085 | return -EINVAL; |
| 1086 | } |
| 1087 | |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1088 | mutex_lock(&sde_crtc->crtc_cp_lock); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1089 | list_for_each_entry(prop_node, &sde_crtc->feature_list, feature_list) { |
| 1090 | if (property->base.id == prop_node->property_id) { |
| 1091 | found = 1; |
| 1092 | break; |
| 1093 | } |
| 1094 | } |
| 1095 | |
Lloyd Atkinson | add4295 | 2017-10-31 14:27:55 -0400 | [diff] [blame] | 1096 | if (!found) { |
| 1097 | ret = -ENOENT; |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1098 | goto exit; |
Lloyd Atkinson | add4295 | 2017-10-31 14:27:55 -0400 | [diff] [blame] | 1099 | } |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1100 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1101 | /** |
| 1102 | * sde_crtc is virtual ensure that hardware has been attached to the |
| 1103 | * crtc. Check LM and dspp counts based on whether feature is a |
| 1104 | * dspp/lm feature. |
| 1105 | */ |
| 1106 | if (!sde_crtc->num_mixers || |
| 1107 | sde_crtc->num_mixers > ARRAY_SIZE(sde_crtc->mixers)) { |
Xu Yang | cbbefd7 | 2017-12-14 14:44:00 +0800 | [diff] [blame] | 1108 | DRM_INFO("Invalid mixer config act cnt %d max cnt %ld\n", |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1109 | sde_crtc->num_mixers, ARRAY_SIZE(sde_crtc->mixers)); |
Xu Yang | 7e52b17 | 2017-10-26 14:28:23 +0800 | [diff] [blame] | 1110 | ret = -EPERM; |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1111 | goto exit; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1112 | } |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1113 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1114 | dspp_cnt = 0; |
| 1115 | lm_cnt = 0; |
| 1116 | for (i = 0; i < sde_crtc->num_mixers; i++) { |
| 1117 | if (sde_crtc->mixers[i].hw_dspp) |
| 1118 | dspp_cnt++; |
| 1119 | if (sde_crtc->mixers[i].hw_lm) |
| 1120 | lm_cnt++; |
| 1121 | } |
| 1122 | |
| 1123 | if (prop_node->is_dspp_feature && dspp_cnt < sde_crtc->num_mixers) { |
| 1124 | DRM_ERROR("invalid dspp cnt %d mixer cnt %d\n", dspp_cnt, |
| 1125 | sde_crtc->num_mixers); |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1126 | ret = -EINVAL; |
| 1127 | goto exit; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1128 | } else if (lm_cnt < sde_crtc->num_mixers) { |
| 1129 | DRM_ERROR("invalid lm cnt %d mixer cnt %d\n", lm_cnt, |
| 1130 | sde_crtc->num_mixers); |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1131 | ret = -EINVAL; |
| 1132 | goto exit; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1133 | } |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1134 | |
| 1135 | ret = sde_cp_ad_validate_prop(prop_node, sde_crtc); |
| 1136 | if (ret) { |
| 1137 | DRM_ERROR("ad property validation failed ret %d\n", ret); |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1138 | goto exit; |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1139 | } |
| 1140 | |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1141 | /* remove the property from dirty list */ |
| 1142 | list_del_init(&prop_node->dirty_list); |
| 1143 | |
| 1144 | if (!val) |
| 1145 | ret = sde_cp_disable_crtc_property(crtc, property, prop_node); |
| 1146 | else |
| 1147 | ret = sde_cp_enable_crtc_property(crtc, property, |
| 1148 | prop_node, val); |
| 1149 | |
| 1150 | if (!ret) { |
| 1151 | /* remove the property from active list */ |
| 1152 | list_del_init(&prop_node->active_list); |
| 1153 | /* Mark the feature as dirty */ |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1154 | sde_cp_update_list(prop_node, sde_crtc, true); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1155 | } |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1156 | exit: |
| 1157 | mutex_unlock(&sde_crtc->crtc_cp_lock); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1158 | return ret; |
| 1159 | } |
| 1160 | |
| 1161 | int sde_cp_crtc_get_property(struct drm_crtc *crtc, |
| 1162 | struct drm_property *property, uint64_t *val) |
| 1163 | { |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 1164 | struct sde_cp_node *prop_node = NULL; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1165 | struct sde_crtc *sde_crtc = NULL; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1166 | |
| 1167 | if (!crtc || !property || !val) { |
| 1168 | DRM_ERROR("invalid crtc %pK property %pK val %pK\n", |
| 1169 | crtc, property, val); |
| 1170 | return -EINVAL; |
| 1171 | } |
| 1172 | |
| 1173 | sde_crtc = to_sde_crtc(crtc); |
| 1174 | if (!sde_crtc) { |
| 1175 | DRM_ERROR("invalid sde_crtc %pK\n", sde_crtc); |
| 1176 | return -EINVAL; |
| 1177 | } |
Gopikrishnaiah Anandan | d120b76 | 2016-10-05 12:03:42 -0700 | [diff] [blame] | 1178 | /* Return 0 if property is not supported */ |
| 1179 | *val = 0; |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1180 | mutex_lock(&sde_crtc->crtc_cp_lock); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1181 | list_for_each_entry(prop_node, &sde_crtc->feature_list, feature_list) { |
| 1182 | if (property->base.id == prop_node->property_id) { |
| 1183 | *val = prop_node->prop_val; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1184 | break; |
| 1185 | } |
| 1186 | } |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1187 | mutex_unlock(&sde_crtc->crtc_cp_lock); |
Gopikrishnaiah Anandan | d120b76 | 2016-10-05 12:03:42 -0700 | [diff] [blame] | 1188 | return 0; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1189 | } |
| 1190 | |
| 1191 | void sde_cp_crtc_destroy_properties(struct drm_crtc *crtc) |
| 1192 | { |
| 1193 | struct sde_crtc *sde_crtc = NULL; |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 1194 | struct sde_cp_node *prop_node = NULL, *n = NULL; |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1195 | |
| 1196 | if (!crtc) { |
| 1197 | DRM_ERROR("invalid crtc %pK\n", crtc); |
| 1198 | return; |
| 1199 | } |
| 1200 | |
| 1201 | sde_crtc = to_sde_crtc(crtc); |
| 1202 | if (!sde_crtc) { |
| 1203 | DRM_ERROR("invalid sde_crtc %pK\n", sde_crtc); |
| 1204 | return; |
| 1205 | } |
| 1206 | |
| 1207 | list_for_each_entry_safe(prop_node, n, &sde_crtc->feature_list, |
| 1208 | feature_list) { |
| 1209 | if (prop_node->prop_flags & DRM_MODE_PROP_BLOB |
| 1210 | && prop_node->blob_ptr) |
| 1211 | drm_property_unreference_blob(prop_node->blob_ptr); |
| 1212 | |
| 1213 | list_del_init(&prop_node->active_list); |
| 1214 | list_del_init(&prop_node->dirty_list); |
| 1215 | list_del_init(&prop_node->feature_list); |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 1216 | sde_cp_destroy_local_blob(prop_node); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1217 | kfree(prop_node); |
| 1218 | } |
| 1219 | |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 1220 | if (sde_crtc->hist_blob) |
| 1221 | drm_property_unreference_blob(sde_crtc->hist_blob); |
| 1222 | |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1223 | mutex_destroy(&sde_crtc->crtc_cp_lock); |
Gopikrishnaiah Anandan | e0e5e0c | 2016-05-25 11:05:33 -0700 | [diff] [blame] | 1224 | INIT_LIST_HEAD(&sde_crtc->active_list); |
| 1225 | INIT_LIST_HEAD(&sde_crtc->dirty_list); |
| 1226 | INIT_LIST_HEAD(&sde_crtc->feature_list); |
| 1227 | } |
Gopikrishnaiah Anandan | 7f6ef94 | 2016-06-20 15:50:00 -0700 | [diff] [blame] | 1228 | |
| 1229 | void sde_cp_crtc_suspend(struct drm_crtc *crtc) |
| 1230 | { |
| 1231 | struct sde_crtc *sde_crtc = NULL; |
Gopikrishnaiah Anandan | b67b0d1 | 2016-06-23 11:43:08 -0700 | [diff] [blame] | 1232 | struct sde_cp_node *prop_node = NULL, *n = NULL; |
Xu Yang | 0b8ab81 | 2018-01-29 14:03:10 +0800 | [diff] [blame] | 1233 | bool ad_suspend = false; |
Gopikrishnaiah Anandan | 7f6ef94 | 2016-06-20 15:50:00 -0700 | [diff] [blame] | 1234 | |
| 1235 | if (!crtc) { |
| 1236 | DRM_ERROR("crtc %pK\n", crtc); |
| 1237 | return; |
| 1238 | } |
| 1239 | sde_crtc = to_sde_crtc(crtc); |
| 1240 | if (!sde_crtc) { |
| 1241 | DRM_ERROR("sde_crtc %pK\n", sde_crtc); |
| 1242 | return; |
| 1243 | } |
| 1244 | |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1245 | mutex_lock(&sde_crtc->crtc_cp_lock); |
Gopikrishnaiah Anandan | 7f6ef94 | 2016-06-20 15:50:00 -0700 | [diff] [blame] | 1246 | list_for_each_entry_safe(prop_node, n, &sde_crtc->active_list, |
| 1247 | active_list) { |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1248 | sde_cp_update_list(prop_node, sde_crtc, true); |
Gopikrishnaiah Anandan | 7f6ef94 | 2016-06-20 15:50:00 -0700 | [diff] [blame] | 1249 | list_del_init(&prop_node->active_list); |
| 1250 | } |
Ping Li | 6d5bf54 | 2017-06-27 11:40:28 -0700 | [diff] [blame] | 1251 | |
| 1252 | list_for_each_entry_safe(prop_node, n, &sde_crtc->ad_active, |
| 1253 | active_list) { |
| 1254 | sde_cp_update_list(prop_node, sde_crtc, true); |
| 1255 | list_del_init(&prop_node->active_list); |
Xu Yang | 0b8ab81 | 2018-01-29 14:03:10 +0800 | [diff] [blame] | 1256 | ad_suspend = true; |
Ping Li | 6d5bf54 | 2017-06-27 11:40:28 -0700 | [diff] [blame] | 1257 | } |
Xu Yang | 1b3a5d9 | 2017-09-13 11:37:54 +0800 | [diff] [blame] | 1258 | mutex_unlock(&sde_crtc->crtc_cp_lock); |
Xu Yang | 0b8ab81 | 2018-01-29 14:03:10 +0800 | [diff] [blame] | 1259 | |
| 1260 | if (ad_suspend) |
| 1261 | sde_cp_ad_set_prop(sde_crtc, AD_SUSPEND); |
Gopikrishnaiah Anandan | 7f6ef94 | 2016-06-20 15:50:00 -0700 | [diff] [blame] | 1262 | } |
| 1263 | |
| 1264 | void sde_cp_crtc_resume(struct drm_crtc *crtc) |
| 1265 | { |
| 1266 | /* placeholder for operations needed during resume */ |
| 1267 | } |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1268 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1269 | static void dspp_pcc_install_property(struct drm_crtc *crtc) |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1270 | { |
| 1271 | char feature_name[256]; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1272 | struct sde_kms *kms = NULL; |
| 1273 | struct sde_mdss_cfg *catalog = NULL; |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1274 | u32 version; |
| 1275 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1276 | kms = get_kms(crtc); |
| 1277 | catalog = kms->catalog; |
| 1278 | |
| 1279 | version = catalog->dspp[0].sblk->pcc.version >> 16; |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1280 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
| 1281 | "SDE_DSPP_PCC_V", version); |
| 1282 | switch (version) { |
| 1283 | case 1: |
Rajesh Yadav | d490cb6 | 2017-07-04 13:20:42 +0530 | [diff] [blame] | 1284 | case 4: |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1285 | sde_cp_crtc_install_blob_property(crtc, feature_name, |
Gopikrishnaiah Anandan | 29ed151 | 2017-01-23 09:53:56 -0800 | [diff] [blame] | 1286 | SDE_CP_CRTC_DSPP_PCC, sizeof(struct drm_msm_pcc)); |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1287 | break; |
| 1288 | default: |
| 1289 | DRM_ERROR("version %d not supported\n", version); |
| 1290 | break; |
| 1291 | } |
| 1292 | } |
| 1293 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1294 | static void dspp_hsic_install_property(struct drm_crtc *crtc) |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1295 | { |
| 1296 | char feature_name[256]; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1297 | struct sde_kms *kms = NULL; |
| 1298 | struct sde_mdss_cfg *catalog = NULL; |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1299 | u32 version; |
| 1300 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1301 | kms = get_kms(crtc); |
| 1302 | catalog = kms->catalog; |
| 1303 | version = catalog->dspp[0].sblk->hsic.version >> 16; |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1304 | switch (version) { |
| 1305 | case 1: |
| 1306 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
Rajesh Yadav | 284947c | 2017-07-21 20:32:13 +0530 | [diff] [blame] | 1307 | "SDE_DSPP_PA_HSIC_V", version); |
| 1308 | sde_cp_crtc_install_blob_property(crtc, feature_name, |
| 1309 | SDE_CP_CRTC_DSPP_HSIC, sizeof(struct drm_msm_pa_hsic)); |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1310 | break; |
| 1311 | default: |
| 1312 | DRM_ERROR("version %d not supported\n", version); |
| 1313 | break; |
| 1314 | } |
| 1315 | } |
| 1316 | |
Rajesh Yadav | 7b8fbae | 2017-08-28 14:48:14 +0530 | [diff] [blame] | 1317 | static void dspp_memcolor_install_property(struct drm_crtc *crtc) |
| 1318 | { |
| 1319 | char feature_name[256]; |
| 1320 | struct sde_kms *kms = NULL; |
| 1321 | struct sde_mdss_cfg *catalog = NULL; |
| 1322 | u32 version; |
| 1323 | |
| 1324 | kms = get_kms(crtc); |
| 1325 | catalog = kms->catalog; |
| 1326 | version = catalog->dspp[0].sblk->memcolor.version >> 16; |
| 1327 | switch (version) { |
| 1328 | case 1: |
| 1329 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
| 1330 | "SDE_DSPP_PA_MEMCOL_SKIN_V", version); |
| 1331 | sde_cp_crtc_install_blob_property(crtc, feature_name, |
| 1332 | SDE_CP_CRTC_DSPP_MEMCOL_SKIN, |
| 1333 | sizeof(struct drm_msm_memcol)); |
| 1334 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
| 1335 | "SDE_DSPP_PA_MEMCOL_SKY_V", version); |
| 1336 | sde_cp_crtc_install_blob_property(crtc, feature_name, |
| 1337 | SDE_CP_CRTC_DSPP_MEMCOL_SKY, |
| 1338 | sizeof(struct drm_msm_memcol)); |
| 1339 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
| 1340 | "SDE_DSPP_PA_MEMCOL_FOLIAGE_V", version); |
| 1341 | sde_cp_crtc_install_blob_property(crtc, feature_name, |
| 1342 | SDE_CP_CRTC_DSPP_MEMCOL_FOLIAGE, |
| 1343 | sizeof(struct drm_msm_memcol)); |
| 1344 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
| 1345 | "SDE_DSPP_PA_MEMCOL_PROT_V", version); |
| 1346 | sde_cp_crtc_install_blob_property(crtc, feature_name, |
| 1347 | SDE_CP_CRTC_DSPP_MEMCOL_PROT, |
| 1348 | sizeof(struct drm_msm_memcol)); |
| 1349 | break; |
| 1350 | default: |
| 1351 | DRM_ERROR("version %d not supported\n", version); |
| 1352 | break; |
| 1353 | } |
| 1354 | } |
| 1355 | |
Rajesh Yadav | 0a92eea | 2017-07-18 18:18:55 +0530 | [diff] [blame] | 1356 | static void dspp_sixzone_install_property(struct drm_crtc *crtc) |
| 1357 | { |
| 1358 | char feature_name[256]; |
| 1359 | struct sde_kms *kms = NULL; |
| 1360 | struct sde_mdss_cfg *catalog = NULL; |
| 1361 | u32 version; |
| 1362 | |
| 1363 | kms = get_kms(crtc); |
| 1364 | catalog = kms->catalog; |
| 1365 | version = catalog->dspp[0].sblk->sixzone.version >> 16; |
| 1366 | switch (version) { |
| 1367 | case 1: |
| 1368 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
| 1369 | "SDE_DSPP_PA_SIXZONE_V", version); |
| 1370 | sde_cp_crtc_install_blob_property(crtc, feature_name, |
| 1371 | SDE_CP_CRTC_DSPP_SIXZONE, |
| 1372 | sizeof(struct drm_msm_sixzone)); |
| 1373 | break; |
| 1374 | default: |
| 1375 | DRM_ERROR("version %d not supported\n", version); |
| 1376 | break; |
| 1377 | } |
| 1378 | } |
| 1379 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1380 | static void dspp_vlut_install_property(struct drm_crtc *crtc) |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1381 | { |
| 1382 | char feature_name[256]; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1383 | struct sde_kms *kms = NULL; |
| 1384 | struct sde_mdss_cfg *catalog = NULL; |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1385 | u32 version; |
| 1386 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1387 | kms = get_kms(crtc); |
| 1388 | catalog = kms->catalog; |
| 1389 | version = catalog->dspp[0].sblk->vlut.version >> 16; |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1390 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
| 1391 | "SDE_DSPP_VLUT_V", version); |
| 1392 | switch (version) { |
| 1393 | case 1: |
| 1394 | sde_cp_crtc_install_range_property(crtc, feature_name, |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1395 | SDE_CP_CRTC_DSPP_VLUT, 0, U64_MAX, 0); |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1396 | sde_cp_create_local_blob(crtc, |
| 1397 | SDE_CP_CRTC_DSPP_VLUT, |
| 1398 | sizeof(struct drm_msm_pa_vlut)); |
| 1399 | break; |
| 1400 | default: |
| 1401 | DRM_ERROR("version %d not supported\n", version); |
| 1402 | break; |
| 1403 | } |
| 1404 | } |
| 1405 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1406 | static void dspp_ad_install_property(struct drm_crtc *crtc) |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1407 | { |
| 1408 | char feature_name[256]; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1409 | struct sde_kms *kms = NULL; |
| 1410 | struct sde_mdss_cfg *catalog = NULL; |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1411 | u32 version; |
| 1412 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1413 | kms = get_kms(crtc); |
| 1414 | catalog = kms->catalog; |
| 1415 | version = catalog->dspp[0].sblk->ad.version >> 16; |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1416 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
| 1417 | "SDE_DSPP_AD_V", version); |
| 1418 | switch (version) { |
| 1419 | case 3: |
| 1420 | sde_cp_crtc_install_immutable_property(crtc, |
| 1421 | feature_name, SDE_CP_CRTC_DSPP_AD); |
| 1422 | break; |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1423 | case 4: |
| 1424 | sde_cp_crtc_install_immutable_property(crtc, |
| 1425 | feature_name, SDE_CP_CRTC_DSPP_AD); |
| 1426 | |
| 1427 | sde_cp_crtc_install_enum_property(crtc, |
| 1428 | SDE_CP_CRTC_DSPP_AD_MODE, ad4_modes, |
| 1429 | ARRAY_SIZE(ad4_modes), "SDE_DSPP_AD_V4_MODE"); |
| 1430 | |
| 1431 | sde_cp_crtc_install_range_property(crtc, "SDE_DSPP_AD_V4_INIT", |
| 1432 | SDE_CP_CRTC_DSPP_AD_INIT, 0, U64_MAX, 0); |
| 1433 | sde_cp_create_local_blob(crtc, SDE_CP_CRTC_DSPP_AD_INIT, |
| 1434 | sizeof(struct drm_msm_ad4_init)); |
| 1435 | |
| 1436 | sde_cp_crtc_install_range_property(crtc, "SDE_DSPP_AD_V4_CFG", |
| 1437 | SDE_CP_CRTC_DSPP_AD_CFG, 0, U64_MAX, 0); |
| 1438 | sde_cp_create_local_blob(crtc, SDE_CP_CRTC_DSPP_AD_CFG, |
| 1439 | sizeof(struct drm_msm_ad4_cfg)); |
| 1440 | sde_cp_crtc_install_range_property(crtc, |
Ping Li | f41c2ef | 2017-05-04 14:40:45 -0700 | [diff] [blame] | 1441 | "SDE_DSPP_AD_V4_ASSERTIVENESS", |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1442 | SDE_CP_CRTC_DSPP_AD_ASSERTIVENESS, 0, (BIT(8) - 1), 0); |
Xu Yang | d59dd92 | 2017-12-26 14:22:25 +0800 | [diff] [blame] | 1443 | sde_cp_crtc_install_range_property(crtc, |
| 1444 | "SDE_DSPP_AD_V4_STRENGTH", |
| 1445 | SDE_CP_CRTC_DSPP_AD_STRENGTH, 0, (BIT(10) - 1), 0); |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1446 | sde_cp_crtc_install_range_property(crtc, "SDE_DSPP_AD_V4_INPUT", |
| 1447 | SDE_CP_CRTC_DSPP_AD_INPUT, 0, U16_MAX, 0); |
| 1448 | sde_cp_crtc_install_range_property(crtc, |
| 1449 | "SDE_DSPP_AD_V4_BACKLIGHT", |
| 1450 | SDE_CP_CRTC_DSPP_AD_BACKLIGHT, 0, (BIT(16) - 1), |
| 1451 | 0); |
| 1452 | break; |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1453 | default: |
| 1454 | DRM_ERROR("version %d not supported\n", version); |
| 1455 | break; |
| 1456 | } |
| 1457 | } |
| 1458 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1459 | static void lm_gc_install_property(struct drm_crtc *crtc) |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1460 | { |
| 1461 | char feature_name[256]; |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1462 | struct sde_kms *kms = NULL; |
| 1463 | struct sde_mdss_cfg *catalog = NULL; |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1464 | u32 version; |
| 1465 | |
Gopikrishnaiah Anandan | 703eb90 | 2016-10-06 18:43:57 -0700 | [diff] [blame] | 1466 | kms = get_kms(crtc); |
| 1467 | catalog = kms->catalog; |
| 1468 | version = catalog->mixer[0].sblk->gc.version >> 16; |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1469 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
| 1470 | "SDE_LM_GC_V", version); |
| 1471 | switch (version) { |
| 1472 | case 1: |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1473 | sde_cp_crtc_install_blob_property(crtc, feature_name, |
Gopikrishnaiah Anandan | 29ed151 | 2017-01-23 09:53:56 -0800 | [diff] [blame] | 1474 | SDE_CP_CRTC_LM_GC, sizeof(struct drm_msm_pgc_lut)); |
Gopikrishnaiah Anandan | f44cf20 | 2016-08-12 15:38:25 -0700 | [diff] [blame] | 1475 | break; |
| 1476 | default: |
| 1477 | DRM_ERROR("version %d not supported\n", version); |
| 1478 | break; |
| 1479 | } |
| 1480 | } |
Gopikrishnaiah Anandan | fbf7539 | 2017-01-16 10:43:36 -0800 | [diff] [blame] | 1481 | |
| 1482 | static void dspp_gamut_install_property(struct drm_crtc *crtc) |
| 1483 | { |
| 1484 | char feature_name[256]; |
| 1485 | struct sde_kms *kms = NULL; |
| 1486 | struct sde_mdss_cfg *catalog = NULL; |
| 1487 | u32 version; |
| 1488 | |
| 1489 | kms = get_kms(crtc); |
| 1490 | catalog = kms->catalog; |
| 1491 | |
| 1492 | version = catalog->dspp[0].sblk->gamut.version >> 16; |
| 1493 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
| 1494 | "SDE_DSPP_GAMUT_V", version); |
| 1495 | switch (version) { |
| 1496 | case 4: |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1497 | sde_cp_crtc_install_blob_property(crtc, feature_name, |
Gopikrishnaiah Anandan | 29ed151 | 2017-01-23 09:53:56 -0800 | [diff] [blame] | 1498 | SDE_CP_CRTC_DSPP_GAMUT, |
| 1499 | sizeof(struct drm_msm_3d_gamut)); |
Gopikrishnaiah Anandan | fbf7539 | 2017-01-16 10:43:36 -0800 | [diff] [blame] | 1500 | break; |
| 1501 | default: |
| 1502 | DRM_ERROR("version %d not supported\n", version); |
| 1503 | break; |
| 1504 | } |
| 1505 | } |
| 1506 | |
| 1507 | static void dspp_gc_install_property(struct drm_crtc *crtc) |
| 1508 | { |
| 1509 | char feature_name[256]; |
| 1510 | struct sde_kms *kms = NULL; |
| 1511 | struct sde_mdss_cfg *catalog = NULL; |
| 1512 | u32 version; |
| 1513 | |
| 1514 | kms = get_kms(crtc); |
| 1515 | catalog = kms->catalog; |
| 1516 | |
| 1517 | version = catalog->dspp[0].sblk->gc.version >> 16; |
| 1518 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
| 1519 | "SDE_DSPP_GC_V", version); |
| 1520 | switch (version) { |
| 1521 | case 1: |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1522 | sde_cp_crtc_install_blob_property(crtc, feature_name, |
Gopikrishnaiah Anandan | 29ed151 | 2017-01-23 09:53:56 -0800 | [diff] [blame] | 1523 | SDE_CP_CRTC_DSPP_GC, sizeof(struct drm_msm_pgc_lut)); |
Gopikrishnaiah Anandan | fbf7539 | 2017-01-16 10:43:36 -0800 | [diff] [blame] | 1524 | break; |
| 1525 | default: |
| 1526 | DRM_ERROR("version %d not supported\n", version); |
| 1527 | break; |
| 1528 | } |
| 1529 | } |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1530 | |
Rajesh Yadav | ec93afb | 2017-06-08 19:28:33 +0530 | [diff] [blame] | 1531 | static void dspp_igc_install_property(struct drm_crtc *crtc) |
| 1532 | { |
| 1533 | char feature_name[256]; |
| 1534 | struct sde_kms *kms = NULL; |
| 1535 | struct sde_mdss_cfg *catalog = NULL; |
| 1536 | u32 version; |
| 1537 | |
| 1538 | kms = get_kms(crtc); |
| 1539 | catalog = kms->catalog; |
| 1540 | |
| 1541 | version = catalog->dspp[0].sblk->igc.version >> 16; |
| 1542 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
| 1543 | "SDE_DSPP_IGC_V", version); |
| 1544 | switch (version) { |
| 1545 | case 3: |
| 1546 | sde_cp_crtc_install_blob_property(crtc, feature_name, |
| 1547 | SDE_CP_CRTC_DSPP_IGC, sizeof(struct drm_msm_igc_lut)); |
| 1548 | break; |
| 1549 | default: |
| 1550 | DRM_ERROR("version %d not supported\n", version); |
| 1551 | break; |
| 1552 | } |
| 1553 | } |
| 1554 | |
Xu Yang | 056d39b | 2017-07-11 16:34:13 +0800 | [diff] [blame] | 1555 | static void dspp_hist_install_property(struct drm_crtc *crtc) |
| 1556 | { |
| 1557 | struct sde_kms *kms = NULL; |
| 1558 | struct sde_mdss_cfg *catalog = NULL; |
| 1559 | u32 version; |
| 1560 | |
| 1561 | kms = get_kms(crtc); |
| 1562 | catalog = kms->catalog; |
| 1563 | |
| 1564 | version = catalog->dspp[0].sblk->hist.version >> 16; |
| 1565 | switch (version) { |
| 1566 | case 1: |
| 1567 | sde_cp_crtc_install_enum_property(crtc, |
| 1568 | SDE_CP_CRTC_DSPP_HIST_CTRL, sde_hist_modes, |
| 1569 | ARRAY_SIZE(sde_hist_modes), "SDE_DSPP_HIST_CTRL_V1"); |
| 1570 | sde_cp_crtc_install_range_property(crtc, "SDE_DSPP_HIST_IRQ_V1", |
| 1571 | SDE_CP_CRTC_DSPP_HIST_IRQ, 0, U16_MAX, 0); |
| 1572 | break; |
| 1573 | default: |
| 1574 | DRM_ERROR("version %d not supported\n", version); |
| 1575 | break; |
| 1576 | } |
| 1577 | } |
| 1578 | |
Xu Yang | 30f2ccc | 2018-02-06 15:56:33 +0800 | [diff] [blame] | 1579 | static void dspp_dither_install_property(struct drm_crtc *crtc) |
| 1580 | { |
| 1581 | char feature_name[256]; |
| 1582 | struct sde_kms *kms = NULL; |
| 1583 | struct sde_mdss_cfg *catalog = NULL; |
| 1584 | u32 version; |
| 1585 | |
| 1586 | kms = get_kms(crtc); |
| 1587 | catalog = kms->catalog; |
| 1588 | |
| 1589 | version = catalog->dspp[0].sblk->dither.version >> 16; |
| 1590 | snprintf(feature_name, ARRAY_SIZE(feature_name), "%s%d", |
| 1591 | "SDE_DSPP_PA_DITHER_V", version); |
| 1592 | switch (version) { |
| 1593 | case 1: |
| 1594 | sde_cp_crtc_install_blob_property(crtc, feature_name, |
| 1595 | SDE_CP_CRTC_DSPP_DITHER, |
| 1596 | sizeof(struct drm_msm_pa_dither)); |
| 1597 | break; |
| 1598 | default: |
| 1599 | DRM_ERROR("version %d not supported\n", version); |
| 1600 | break; |
| 1601 | } |
| 1602 | } |
| 1603 | |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1604 | static void sde_cp_update_list(struct sde_cp_node *prop_node, |
| 1605 | struct sde_crtc *crtc, bool dirty_list) |
| 1606 | { |
| 1607 | switch (prop_node->feature) { |
| 1608 | case SDE_CP_CRTC_DSPP_AD_MODE: |
| 1609 | case SDE_CP_CRTC_DSPP_AD_INIT: |
| 1610 | case SDE_CP_CRTC_DSPP_AD_CFG: |
| 1611 | case SDE_CP_CRTC_DSPP_AD_INPUT: |
| 1612 | case SDE_CP_CRTC_DSPP_AD_ASSERTIVENESS: |
| 1613 | case SDE_CP_CRTC_DSPP_AD_BACKLIGHT: |
Xu Yang | d59dd92 | 2017-12-26 14:22:25 +0800 | [diff] [blame] | 1614 | case SDE_CP_CRTC_DSPP_AD_STRENGTH: |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1615 | if (dirty_list) |
| 1616 | list_add_tail(&prop_node->dirty_list, &crtc->ad_dirty); |
| 1617 | else |
| 1618 | list_add_tail(&prop_node->active_list, |
| 1619 | &crtc->ad_active); |
| 1620 | break; |
| 1621 | default: |
| 1622 | /* color processing properties handle here */ |
| 1623 | if (dirty_list) |
| 1624 | list_add_tail(&prop_node->dirty_list, |
| 1625 | &crtc->dirty_list); |
| 1626 | else |
| 1627 | list_add_tail(&prop_node->active_list, |
| 1628 | &crtc->active_list); |
| 1629 | break; |
| 1630 | }; |
| 1631 | } |
| 1632 | |
| 1633 | static int sde_cp_ad_validate_prop(struct sde_cp_node *prop_node, |
| 1634 | struct sde_crtc *crtc) |
| 1635 | { |
| 1636 | int i = 0, ret = 0; |
| 1637 | u32 ad_prop; |
| 1638 | |
| 1639 | for (i = 0; i < crtc->num_mixers && !ret; i++) { |
| 1640 | if (!crtc->mixers[i].hw_dspp) { |
| 1641 | ret = -EINVAL; |
| 1642 | continue; |
| 1643 | } |
| 1644 | switch (prop_node->feature) { |
| 1645 | case SDE_CP_CRTC_DSPP_AD_MODE: |
| 1646 | ad_prop = AD_MODE; |
| 1647 | break; |
| 1648 | case SDE_CP_CRTC_DSPP_AD_INIT: |
| 1649 | ad_prop = AD_INIT; |
| 1650 | break; |
| 1651 | case SDE_CP_CRTC_DSPP_AD_CFG: |
| 1652 | ad_prop = AD_CFG; |
| 1653 | break; |
| 1654 | case SDE_CP_CRTC_DSPP_AD_INPUT: |
| 1655 | ad_prop = AD_INPUT; |
| 1656 | break; |
| 1657 | case SDE_CP_CRTC_DSPP_AD_ASSERTIVENESS: |
| 1658 | ad_prop = AD_ASSERTIVE; |
| 1659 | break; |
| 1660 | case SDE_CP_CRTC_DSPP_AD_BACKLIGHT: |
| 1661 | ad_prop = AD_BACKLIGHT; |
| 1662 | break; |
Xu Yang | d59dd92 | 2017-12-26 14:22:25 +0800 | [diff] [blame] | 1663 | case SDE_CP_CRTC_DSPP_AD_STRENGTH: |
| 1664 | ad_prop = AD_STRENGTH; |
| 1665 | break; |
Gopikrishnaiah Anandan | 9ba4378 | 2017-01-31 18:23:08 -0800 | [diff] [blame] | 1666 | default: |
| 1667 | /* Not an AD property */ |
| 1668 | return 0; |
| 1669 | } |
| 1670 | if (!crtc->mixers[i].hw_dspp->ops.validate_ad) |
| 1671 | ret = -EINVAL; |
| 1672 | else |
| 1673 | ret = crtc->mixers[i].hw_dspp->ops.validate_ad( |
| 1674 | crtc->mixers[i].hw_dspp, &ad_prop); |
| 1675 | } |
| 1676 | return ret; |
| 1677 | } |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1678 | |
| 1679 | static void sde_cp_ad_interrupt_cb(void *arg, int irq_idx) |
| 1680 | { |
| 1681 | struct sde_crtc *crtc = arg; |
Gopikrishnaiah Anandan | b6b401f | 2017-03-14 16:39:49 -0700 | [diff] [blame] | 1682 | |
Raviteja Tamatam | 1345f2e | 2018-02-08 16:15:51 +0530 | [diff] [blame] | 1683 | sde_crtc_event_queue(&crtc->base, sde_cp_notify_ad_event, |
| 1684 | NULL, true); |
Gopikrishnaiah Anandan | b6b401f | 2017-03-14 16:39:49 -0700 | [diff] [blame] | 1685 | } |
| 1686 | |
| 1687 | static void sde_cp_notify_ad_event(struct drm_crtc *crtc_drm, void *arg) |
| 1688 | { |
Yuchao Ma | 9991ece | 2017-12-01 15:02:00 +0800 | [diff] [blame] | 1689 | uint32_t input_bl = 0, output_bl = 0; |
| 1690 | uint32_t scale = MAX_AD_BL_SCALE_LEVEL; |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1691 | struct sde_hw_mixer *hw_lm = NULL; |
| 1692 | struct sde_hw_dspp *hw_dspp = NULL; |
Gopikrishnaiah Anandan | b6b401f | 2017-03-14 16:39:49 -0700 | [diff] [blame] | 1693 | u32 num_mixers; |
| 1694 | struct sde_crtc *crtc; |
| 1695 | struct drm_event event; |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1696 | int i; |
Ch Ganesh Kumar | 750b51d | 2018-02-09 11:44:42 +0530 | [diff] [blame] | 1697 | struct msm_drm_private *priv; |
| 1698 | struct sde_kms *kms; |
| 1699 | int ret; |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1700 | |
Gopikrishnaiah Anandan | b6b401f | 2017-03-14 16:39:49 -0700 | [diff] [blame] | 1701 | crtc = to_sde_crtc(crtc_drm); |
| 1702 | num_mixers = crtc->num_mixers; |
| 1703 | if (!num_mixers) |
| 1704 | return; |
| 1705 | |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1706 | for (i = 0; i < num_mixers; i++) { |
| 1707 | hw_lm = crtc->mixers[i].hw_lm; |
| 1708 | hw_dspp = crtc->mixers[i].hw_dspp; |
| 1709 | if (!hw_lm->cfg.right_mixer) |
| 1710 | break; |
| 1711 | } |
| 1712 | |
| 1713 | if (!hw_dspp) |
| 1714 | return; |
| 1715 | |
Ch Ganesh Kumar | 750b51d | 2018-02-09 11:44:42 +0530 | [diff] [blame] | 1716 | kms = get_kms(crtc_drm); |
| 1717 | if (!kms || !kms->dev) { |
| 1718 | SDE_ERROR("invalid arg(s)\n"); |
| 1719 | return; |
| 1720 | } |
| 1721 | |
| 1722 | priv = kms->dev->dev_private; |
| 1723 | ret = sde_power_resource_enable(&priv->phandle, kms->core_client, true); |
| 1724 | if (ret) { |
| 1725 | SDE_ERROR("failed to enable power resource %d\n", ret); |
| 1726 | SDE_EVT32(ret, SDE_EVTLOG_ERROR); |
| 1727 | return; |
| 1728 | } |
| 1729 | |
Yuchao Ma | 9991ece | 2017-12-01 15:02:00 +0800 | [diff] [blame] | 1730 | hw_dspp->ops.ad_read_intr_resp(hw_dspp, AD4_IN_OUT_BACKLIGHT, |
| 1731 | &input_bl, &output_bl); |
| 1732 | |
Ch Ganesh Kumar | 750b51d | 2018-02-09 11:44:42 +0530 | [diff] [blame] | 1733 | sde_power_resource_enable(&priv->phandle, kms->core_client, |
| 1734 | false); |
Yuchao Ma | 9991ece | 2017-12-01 15:02:00 +0800 | [diff] [blame] | 1735 | if (!input_bl || input_bl < output_bl) |
| 1736 | return; |
| 1737 | |
| 1738 | scale = (output_bl * MAX_AD_BL_SCALE_LEVEL) / input_bl; |
Gopikrishnaiah Anandan | b6b401f | 2017-03-14 16:39:49 -0700 | [diff] [blame] | 1739 | event.length = sizeof(u32); |
| 1740 | event.type = DRM_EVENT_AD_BACKLIGHT; |
Benjamin Chan | 34a92c7 | 2017-06-28 11:01:18 -0400 | [diff] [blame] | 1741 | msm_mode_object_event_notify(&crtc_drm->base, crtc_drm->dev, |
Yuchao Ma | 9991ece | 2017-12-01 15:02:00 +0800 | [diff] [blame] | 1742 | &event, (u8 *)&scale); |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1743 | } |
| 1744 | |
| 1745 | int sde_cp_ad_interrupt(struct drm_crtc *crtc_drm, bool en, |
| 1746 | struct sde_irq_callback *ad_irq) |
| 1747 | { |
| 1748 | struct sde_kms *kms = NULL; |
| 1749 | u32 num_mixers; |
| 1750 | struct sde_hw_mixer *hw_lm; |
| 1751 | struct sde_hw_dspp *hw_dspp = NULL; |
| 1752 | struct sde_crtc *crtc; |
| 1753 | int i; |
| 1754 | int irq_idx, ret; |
Xu Yang | ed79cec | 2018-01-10 21:04:05 +0800 | [diff] [blame] | 1755 | unsigned long flags; |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1756 | struct sde_cp_node prop_node; |
Xu Yang | da310e3 | 2017-08-25 15:12:46 +0800 | [diff] [blame] | 1757 | struct sde_crtc_irq_info *node = NULL; |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1758 | |
| 1759 | if (!crtc_drm || !ad_irq) { |
| 1760 | DRM_ERROR("invalid crtc %pK irq %pK\n", crtc_drm, ad_irq); |
| 1761 | return -EINVAL; |
| 1762 | } |
| 1763 | |
| 1764 | crtc = to_sde_crtc(crtc_drm); |
| 1765 | if (!crtc) { |
| 1766 | DRM_ERROR("invalid sde_crtc %pK\n", crtc); |
| 1767 | return -EINVAL; |
| 1768 | } |
| 1769 | |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1770 | kms = get_kms(crtc_drm); |
| 1771 | num_mixers = crtc->num_mixers; |
| 1772 | |
| 1773 | memset(&prop_node, 0, sizeof(prop_node)); |
| 1774 | prop_node.feature = SDE_CP_CRTC_DSPP_AD_BACKLIGHT; |
| 1775 | ret = sde_cp_ad_validate_prop(&prop_node, crtc); |
| 1776 | if (ret) { |
| 1777 | DRM_ERROR("Ad not supported ret %d\n", ret); |
| 1778 | goto exit; |
| 1779 | } |
| 1780 | |
| 1781 | for (i = 0; i < num_mixers; i++) { |
| 1782 | hw_lm = crtc->mixers[i].hw_lm; |
| 1783 | hw_dspp = crtc->mixers[i].hw_dspp; |
| 1784 | if (!hw_lm->cfg.right_mixer) |
| 1785 | break; |
| 1786 | } |
| 1787 | |
| 1788 | if (!hw_dspp) { |
| 1789 | DRM_ERROR("invalid dspp\n"); |
| 1790 | ret = -EINVAL; |
| 1791 | goto exit; |
| 1792 | } |
| 1793 | |
| 1794 | irq_idx = sde_core_irq_idx_lookup(kms, SDE_IRQ_TYPE_AD4_BL_DONE, |
| 1795 | hw_dspp->idx); |
| 1796 | if (irq_idx < 0) { |
| 1797 | DRM_ERROR("failed to get the irq idx ret %d\n", irq_idx); |
| 1798 | ret = irq_idx; |
| 1799 | goto exit; |
| 1800 | } |
| 1801 | |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 1802 | node = container_of(ad_irq, struct sde_crtc_irq_info, irq); |
Xu Yang | da310e3 | 2017-08-25 15:12:46 +0800 | [diff] [blame] | 1803 | |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1804 | if (!en) { |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 1805 | spin_lock_irqsave(&node->state_lock, flags); |
| 1806 | if (node->state == IRQ_ENABLED) { |
| 1807 | ret = sde_core_irq_disable(kms, &irq_idx, 1); |
| 1808 | if (ret) |
| 1809 | DRM_ERROR("disable irq %d error %d\n", |
| 1810 | irq_idx, ret); |
| 1811 | else |
Xu Yang | da310e3 | 2017-08-25 15:12:46 +0800 | [diff] [blame] | 1812 | node->state = IRQ_NOINIT; |
Xu Yang | da310e3 | 2017-08-25 15:12:46 +0800 | [diff] [blame] | 1813 | } else { |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 1814 | node->state = IRQ_NOINIT; |
Xu Yang | da310e3 | 2017-08-25 15:12:46 +0800 | [diff] [blame] | 1815 | } |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 1816 | spin_unlock_irqrestore(&node->state_lock, flags); |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1817 | sde_core_irq_unregister_callback(kms, irq_idx, ad_irq); |
| 1818 | ret = 0; |
| 1819 | goto exit; |
| 1820 | } |
| 1821 | |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1822 | ad_irq->arg = crtc; |
| 1823 | ad_irq->func = sde_cp_ad_interrupt_cb; |
| 1824 | ret = sde_core_irq_register_callback(kms, irq_idx, ad_irq); |
| 1825 | if (ret) { |
| 1826 | DRM_ERROR("failed to register the callback ret %d\n", ret); |
| 1827 | goto exit; |
| 1828 | } |
Xu Yang | da310e3 | 2017-08-25 15:12:46 +0800 | [diff] [blame] | 1829 | |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 1830 | spin_lock_irqsave(&node->state_lock, flags); |
| 1831 | if (node->state == IRQ_DISABLED || node->state == IRQ_NOINIT) { |
Xu Yang | da310e3 | 2017-08-25 15:12:46 +0800 | [diff] [blame] | 1832 | ret = sde_core_irq_enable(kms, &irq_idx, 1); |
| 1833 | if (ret) { |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 1834 | DRM_ERROR("enable irq %d error %d\n", irq_idx, ret); |
| 1835 | sde_core_irq_unregister_callback(kms, irq_idx, ad_irq); |
| 1836 | } else { |
| 1837 | node->state = IRQ_ENABLED; |
Xu Yang | da310e3 | 2017-08-25 15:12:46 +0800 | [diff] [blame] | 1838 | } |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1839 | } |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 1840 | spin_unlock_irqrestore(&node->state_lock, flags); |
| 1841 | |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1842 | exit: |
Gopikrishnaiah Anandan | 5154c71 | 2017-02-27 17:48:24 -0800 | [diff] [blame] | 1843 | return ret; |
| 1844 | } |
Ping Li | e505f3b | 2017-06-19 14:19:08 -0700 | [diff] [blame] | 1845 | |
| 1846 | static void sde_cp_ad_set_prop(struct sde_crtc *sde_crtc, |
| 1847 | enum ad_property ad_prop) |
| 1848 | { |
| 1849 | struct sde_ad_hw_cfg ad_cfg; |
| 1850 | struct sde_hw_cp_cfg hw_cfg; |
| 1851 | struct sde_hw_dspp *hw_dspp = NULL; |
| 1852 | struct sde_hw_mixer *hw_lm = NULL; |
| 1853 | u32 num_mixers = sde_crtc->num_mixers; |
| 1854 | int i = 0, ret = 0; |
| 1855 | |
| 1856 | hw_cfg.num_of_mixers = sde_crtc->num_mixers; |
Ping Li | e505f3b | 2017-06-19 14:19:08 -0700 | [diff] [blame] | 1857 | |
| 1858 | for (i = 0; i < num_mixers && !ret; i++) { |
| 1859 | hw_lm = sde_crtc->mixers[i].hw_lm; |
| 1860 | hw_dspp = sde_crtc->mixers[i].hw_dspp; |
| 1861 | if (!hw_lm || !hw_dspp || !hw_dspp->ops.validate_ad || |
| 1862 | !hw_dspp->ops.setup_ad) { |
| 1863 | ret = -EINVAL; |
| 1864 | continue; |
| 1865 | } |
| 1866 | |
Xu Yang | f9c7611 | 2017-12-08 14:36:50 +0800 | [diff] [blame] | 1867 | hw_cfg.displayh = num_mixers * hw_lm->cfg.out_width; |
| 1868 | hw_cfg.displayv = hw_lm->cfg.out_height; |
Ping Li | e505f3b | 2017-06-19 14:19:08 -0700 | [diff] [blame] | 1869 | hw_cfg.mixer_info = hw_lm; |
| 1870 | ad_cfg.prop = ad_prop; |
| 1871 | ad_cfg.hw_cfg = &hw_cfg; |
| 1872 | ret = hw_dspp->ops.validate_ad(hw_dspp, (u32 *)&ad_prop); |
| 1873 | if (!ret) |
| 1874 | hw_dspp->ops.setup_ad(hw_dspp, &ad_cfg); |
| 1875 | } |
| 1876 | } |
| 1877 | |
| 1878 | void sde_cp_crtc_pre_ipc(struct drm_crtc *drm_crtc) |
| 1879 | { |
| 1880 | struct sde_crtc *sde_crtc; |
| 1881 | |
| 1882 | sde_crtc = to_sde_crtc(drm_crtc); |
| 1883 | if (!sde_crtc) { |
| 1884 | DRM_ERROR("invalid sde_crtc %pK\n", sde_crtc); |
| 1885 | return; |
| 1886 | } |
| 1887 | |
| 1888 | sde_cp_ad_set_prop(sde_crtc, AD_IPC_SUSPEND); |
| 1889 | } |
| 1890 | |
| 1891 | void sde_cp_crtc_post_ipc(struct drm_crtc *drm_crtc) |
| 1892 | { |
| 1893 | struct sde_crtc *sde_crtc; |
| 1894 | |
| 1895 | sde_crtc = to_sde_crtc(drm_crtc); |
| 1896 | if (!sde_crtc) { |
| 1897 | DRM_ERROR("invalid sde_crtc %pK\n", sde_crtc); |
| 1898 | return; |
| 1899 | } |
| 1900 | |
| 1901 | sde_cp_ad_set_prop(sde_crtc, AD_IPC_RESUME); |
| 1902 | } |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 1903 | |
| 1904 | static void sde_cp_hist_interrupt_cb(void *arg, int irq_idx) |
| 1905 | { |
| 1906 | struct sde_crtc *crtc = arg; |
| 1907 | struct drm_crtc *crtc_drm = &crtc->base; |
| 1908 | struct sde_hw_dspp *hw_dspp; |
| 1909 | struct sde_kms *kms; |
| 1910 | struct sde_crtc_irq_info *node = NULL; |
| 1911 | u32 i; |
| 1912 | int ret = 0; |
| 1913 | unsigned long flags; |
| 1914 | |
| 1915 | /* disable histogram irq */ |
| 1916 | kms = get_kms(crtc_drm); |
| 1917 | spin_lock_irqsave(&crtc->spin_lock, flags); |
| 1918 | node = _sde_cp_get_intr_node(DRM_EVENT_HISTOGRAM, crtc); |
| 1919 | spin_unlock_irqrestore(&crtc->spin_lock, flags); |
| 1920 | |
| 1921 | if (!node) { |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 1922 | DRM_DEBUG_DRIVER("cannot find histogram event node in crtc\n"); |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 1923 | return; |
| 1924 | } |
| 1925 | |
Xu Yang | ed79cec | 2018-01-10 21:04:05 +0800 | [diff] [blame] | 1926 | spin_lock_irqsave(&node->state_lock, flags); |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 1927 | if (node->state == IRQ_ENABLED) { |
| 1928 | if (sde_core_irq_disable_nolock(kms, irq_idx)) { |
| 1929 | DRM_ERROR("failed to disable irq %d, ret %d\n", |
| 1930 | irq_idx, ret); |
Xu Yang | ed79cec | 2018-01-10 21:04:05 +0800 | [diff] [blame] | 1931 | spin_unlock_irqrestore(&node->state_lock, flags); |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 1932 | return; |
| 1933 | } |
| 1934 | node->state = IRQ_DISABLED; |
| 1935 | } |
Xu Yang | ed79cec | 2018-01-10 21:04:05 +0800 | [diff] [blame] | 1936 | spin_unlock_irqrestore(&node->state_lock, flags); |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 1937 | |
| 1938 | /* lock histogram buffer */ |
| 1939 | for (i = 0; i < crtc->num_mixers; i++) { |
| 1940 | hw_dspp = crtc->mixers[i].hw_dspp; |
| 1941 | if (hw_dspp && hw_dspp->ops.lock_histogram) |
| 1942 | hw_dspp->ops.lock_histogram(hw_dspp, NULL); |
| 1943 | } |
| 1944 | |
| 1945 | /* notify histogram event */ |
Raviteja Tamatam | 1345f2e | 2018-02-08 16:15:51 +0530 | [diff] [blame] | 1946 | sde_crtc_event_queue(crtc_drm, sde_cp_notify_hist_event, |
| 1947 | NULL, true); |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 1948 | } |
| 1949 | |
| 1950 | static void sde_cp_notify_hist_event(struct drm_crtc *crtc_drm, void *arg) |
| 1951 | { |
| 1952 | struct sde_hw_dspp *hw_dspp = NULL; |
| 1953 | struct sde_crtc *crtc; |
| 1954 | struct drm_event event; |
| 1955 | struct drm_msm_hist *hist_data; |
| 1956 | struct drm_msm_hist tmp_hist_data; |
Ch Ganesh Kumar | 750b51d | 2018-02-09 11:44:42 +0530 | [diff] [blame] | 1957 | struct msm_drm_private *priv; |
| 1958 | struct sde_kms *kms; |
| 1959 | int ret; |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 1960 | u32 i, j; |
| 1961 | |
| 1962 | if (!crtc_drm) { |
| 1963 | DRM_ERROR("invalid crtc %pK\n", crtc_drm); |
| 1964 | return; |
| 1965 | } |
| 1966 | |
| 1967 | crtc = to_sde_crtc(crtc_drm); |
| 1968 | if (!crtc) { |
| 1969 | DRM_ERROR("invalid sde_crtc %pK\n", crtc); |
| 1970 | return; |
| 1971 | } |
| 1972 | |
| 1973 | if (!crtc->hist_blob) |
| 1974 | return; |
| 1975 | |
Ch Ganesh Kumar | 750b51d | 2018-02-09 11:44:42 +0530 | [diff] [blame] | 1976 | kms = get_kms(crtc_drm); |
| 1977 | if (!kms || !kms->dev) { |
| 1978 | SDE_ERROR("invalid arg(s)\n"); |
| 1979 | return; |
| 1980 | } |
| 1981 | |
| 1982 | priv = kms->dev->dev_private; |
| 1983 | ret = sde_power_resource_enable(&priv->phandle, kms->core_client, true); |
| 1984 | if (ret) { |
| 1985 | SDE_ERROR("failed to enable power resource %d\n", ret); |
| 1986 | SDE_EVT32(ret, SDE_EVTLOG_ERROR); |
| 1987 | return; |
| 1988 | } |
| 1989 | |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 1990 | /* read histogram data into blob */ |
| 1991 | hist_data = (struct drm_msm_hist *)crtc->hist_blob->data; |
| 1992 | for (i = 0; i < crtc->num_mixers; i++) { |
| 1993 | hw_dspp = crtc->mixers[i].hw_dspp; |
| 1994 | if (!hw_dspp || !hw_dspp->ops.read_histogram) { |
| 1995 | DRM_ERROR("invalid dspp %pK or read_histogram func\n", |
| 1996 | hw_dspp); |
Ch Ganesh Kumar | 750b51d | 2018-02-09 11:44:42 +0530 | [diff] [blame] | 1997 | sde_power_resource_enable(&priv->phandle, |
| 1998 | kms->core_client, false); |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 1999 | return; |
| 2000 | } |
| 2001 | if (!i) { |
| 2002 | hw_dspp->ops.read_histogram(hw_dspp, hist_data); |
| 2003 | } else { |
| 2004 | /* Merge hist data for DSPP0 and DSPP1 */ |
| 2005 | hw_dspp->ops.read_histogram(hw_dspp, &tmp_hist_data); |
| 2006 | for (j = 0; j < HIST_V_SIZE; j++) |
| 2007 | hist_data->data[j] += tmp_hist_data.data[j]; |
| 2008 | } |
| 2009 | } |
| 2010 | |
Ch Ganesh Kumar | 750b51d | 2018-02-09 11:44:42 +0530 | [diff] [blame] | 2011 | sde_power_resource_enable(&priv->phandle, kms->core_client, |
| 2012 | false); |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 2013 | /* send histogram event with blob id */ |
| 2014 | event.length = sizeof(u32); |
| 2015 | event.type = DRM_EVENT_HISTOGRAM; |
| 2016 | msm_mode_object_event_notify(&crtc_drm->base, crtc_drm->dev, |
| 2017 | &event, (u8 *)(&crtc->hist_blob->base.id)); |
| 2018 | } |
| 2019 | |
| 2020 | int sde_cp_hist_interrupt(struct drm_crtc *crtc_drm, bool en, |
| 2021 | struct sde_irq_callback *hist_irq) |
| 2022 | { |
| 2023 | struct sde_kms *kms = NULL; |
| 2024 | u32 num_mixers; |
| 2025 | struct sde_hw_mixer *hw_lm; |
| 2026 | struct sde_hw_dspp *hw_dspp = NULL; |
| 2027 | struct sde_crtc *crtc; |
| 2028 | struct sde_crtc_irq_info *node = NULL; |
| 2029 | int i, irq_idx, ret = 0; |
Xu Yang | ed79cec | 2018-01-10 21:04:05 +0800 | [diff] [blame] | 2030 | unsigned long flags; |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 2031 | |
| 2032 | if (!crtc_drm || !hist_irq) { |
| 2033 | DRM_ERROR("invalid crtc %pK irq %pK\n", crtc_drm, hist_irq); |
| 2034 | return -EINVAL; |
| 2035 | } |
| 2036 | |
| 2037 | crtc = to_sde_crtc(crtc_drm); |
| 2038 | if (!crtc) { |
| 2039 | DRM_ERROR("invalid sde_crtc %pK\n", crtc); |
| 2040 | return -EINVAL; |
| 2041 | } |
| 2042 | |
| 2043 | kms = get_kms(crtc_drm); |
| 2044 | num_mixers = crtc->num_mixers; |
| 2045 | |
| 2046 | for (i = 0; i < num_mixers; i++) { |
| 2047 | hw_lm = crtc->mixers[i].hw_lm; |
| 2048 | hw_dspp = crtc->mixers[i].hw_dspp; |
| 2049 | if (!hw_lm->cfg.right_mixer) |
| 2050 | break; |
| 2051 | } |
| 2052 | |
| 2053 | if (!hw_dspp) { |
| 2054 | DRM_ERROR("invalid dspp\n"); |
Xu Yang | 7e52b17 | 2017-10-26 14:28:23 +0800 | [diff] [blame] | 2055 | ret = -EPERM; |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 2056 | goto exit; |
| 2057 | } |
| 2058 | |
| 2059 | irq_idx = sde_core_irq_idx_lookup(kms, SDE_IRQ_TYPE_HIST_DSPP_DONE, |
| 2060 | hw_dspp->idx); |
| 2061 | if (irq_idx < 0) { |
| 2062 | DRM_ERROR("failed to get the irq idx ret %d\n", irq_idx); |
| 2063 | ret = irq_idx; |
| 2064 | goto exit; |
| 2065 | } |
| 2066 | |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 2067 | node = container_of(hist_irq, struct sde_crtc_irq_info, irq); |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 2068 | |
| 2069 | /* deregister histogram irq */ |
| 2070 | if (!en) { |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 2071 | spin_lock_irqsave(&node->state_lock, flags); |
| 2072 | if (node->state == IRQ_ENABLED) { |
| 2073 | node->state = IRQ_DISABLING; |
| 2074 | spin_unlock_irqrestore(&node->state_lock, flags); |
| 2075 | ret = sde_core_irq_disable(kms, &irq_idx, 1); |
Xu Yang | ed79cec | 2018-01-10 21:04:05 +0800 | [diff] [blame] | 2076 | spin_lock_irqsave(&node->state_lock, flags); |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 2077 | if (ret) { |
| 2078 | DRM_ERROR("disable irq %d error %d\n", |
| 2079 | irq_idx, ret); |
| 2080 | node->state = IRQ_ENABLED; |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 2081 | } else { |
| 2082 | node->state = IRQ_NOINIT; |
| 2083 | } |
Xu Yang | ed79cec | 2018-01-10 21:04:05 +0800 | [diff] [blame] | 2084 | spin_unlock_irqrestore(&node->state_lock, flags); |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 2085 | } else if (node->state == IRQ_DISABLED) { |
| 2086 | node->state = IRQ_NOINIT; |
| 2087 | spin_unlock_irqrestore(&node->state_lock, flags); |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 2088 | } else { |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 2089 | spin_unlock_irqrestore(&node->state_lock, flags); |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 2090 | } |
| 2091 | |
| 2092 | sde_core_irq_unregister_callback(kms, irq_idx, hist_irq); |
| 2093 | goto exit; |
| 2094 | } |
| 2095 | |
| 2096 | /* register histogram irq */ |
| 2097 | hist_irq->arg = crtc; |
| 2098 | hist_irq->func = sde_cp_hist_interrupt_cb; |
| 2099 | ret = sde_core_irq_register_callback(kms, irq_idx, hist_irq); |
| 2100 | if (ret) { |
| 2101 | DRM_ERROR("failed to register the callback ret %d\n", ret); |
| 2102 | goto exit; |
| 2103 | } |
| 2104 | |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 2105 | spin_lock_irqsave(&node->state_lock, flags); |
| 2106 | if (node->state == IRQ_DISABLED || node->state == IRQ_NOINIT) { |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 2107 | ret = sde_core_irq_enable(kms, &irq_idx, 1); |
| 2108 | if (ret) { |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 2109 | DRM_ERROR("enable irq %d error %d\n", irq_idx, ret); |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 2110 | sde_core_irq_unregister_callback(kms, |
| 2111 | irq_idx, hist_irq); |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 2112 | } else { |
| 2113 | node->state = IRQ_ENABLED; |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 2114 | } |
| 2115 | } |
Xu Yang | dca8eeb | 2018-03-26 14:16:09 +0800 | [diff] [blame^] | 2116 | spin_unlock_irqrestore(&node->state_lock, flags); |
| 2117 | |
Xu Yang | 5e53c2e | 2017-07-11 16:46:28 +0800 | [diff] [blame] | 2118 | exit: |
| 2119 | return ret; |
| 2120 | } |