blob: 921764c9ab2478334eaca4919fef8d4a4263dae3 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * Generic Generic NCR5380 driver defines
3 *
4 * Copyright 1993, Drew Eckhardt
5 * Visionary Computing
6 * (Unix and Linux consulting and custom programming)
7 * drew@colorado.edu
8 * +1 (303) 440-4894
9 *
10 * NCR53C400 extensions (c) 1994,1995,1996, Kevin Lentin
11 * K.Lentin@cs.monash.edu.au
12 *
13 * ALPHA RELEASE 1.
14 *
15 * For more information, please consult
16 *
17 * NCR 5380 Family
18 * SCSI Protocol Controller
19 * Databook
20 *
21 * NCR Microelectronics
22 * 1635 Aeroplaza Drive
23 * Colorado Springs, CO 80916
24 * 1+ (719) 578-3400
25 * 1+ (800) 334-5454
26 */
27
28/*
29 * $Log: generic_NCR5380.h,v $
30 */
31
32#ifndef GENERIC_NCR5380_H
33#define GENERIC_NCR5380_H
34
Linus Torvalds1da177e2005-04-16 15:20:36 -070035
36#define GENERIC_NCR5380_PUBLIC_RELEASE 1
37
38#ifdef NCR53C400
39#define BIOSPARAM
40#define NCR5380_BIOSPARAM generic_NCR5380_biosparam
41#else
42#define NCR5380_BIOSPARAM NULL
43#endif
44
45#ifndef ASM
46static int generic_NCR5380_abort(Scsi_Cmnd *);
Christoph Hellwigd0be4a7d2005-10-31 18:31:40 +010047static int generic_NCR5380_detect(struct scsi_host_template *);
Linus Torvalds1da177e2005-04-16 15:20:36 -070048static int generic_NCR5380_release_resources(struct Scsi_Host *);
49static int generic_NCR5380_queue_command(Scsi_Cmnd *, void (*done)(Scsi_Cmnd *));
50static int generic_NCR5380_bus_reset(Scsi_Cmnd *);
Linus Torvalds1da177e2005-04-16 15:20:36 -070051static const char* generic_NCR5380_info(struct Scsi_Host *);
52
53#ifndef CMD_PER_LUN
54#define CMD_PER_LUN 2
55#endif
56
57#ifndef CAN_QUEUE
58#define CAN_QUEUE 16
59#endif
60
61#ifndef HOSTS_C
62
63#define __STRVAL(x) #x
64#define STRVAL(x) __STRVAL(x)
65
Ondrej Zary702a98c2010-08-10 18:01:16 -070066#ifndef SCSI_G_NCR5380_MEM
Linus Torvalds1da177e2005-04-16 15:20:36 -070067
68#define NCR5380_map_config port
69#define NCR5380_map_type int
70#define NCR5380_map_name port
71#define NCR5380_instance_name io_port
72#define NCR53C400_register_offset 0
73#define NCR53C400_address_adjust 8
74
75#ifdef NCR53C400
76#define NCR5380_region_size 16
77#else
78#define NCR5380_region_size 8
79#endif
80
81#define NCR5380_read(reg) (inb(NCR5380_map_name + (reg)))
82#define NCR5380_write(reg, value) (outb((value), (NCR5380_map_name + (reg))))
83
Al Viroc818cb62006-03-24 03:15:37 -080084#define NCR5380_implementation_fields \
85 NCR5380_map_type NCR5380_map_name
86
87#define NCR5380_local_declare() \
88 register NCR5380_implementation_fields
89
90#define NCR5380_setup(instance) \
91 NCR5380_map_name = (NCR5380_map_type)((instance)->NCR5380_instance_name)
92
Linus Torvalds1da177e2005-04-16 15:20:36 -070093#else
Ondrej Zary702a98c2010-08-10 18:01:16 -070094/* therefore SCSI_G_NCR5380_MEM */
Linus Torvalds1da177e2005-04-16 15:20:36 -070095
96#define NCR5380_map_config memory
97#define NCR5380_map_type unsigned long
98#define NCR5380_map_name base
99#define NCR5380_instance_name base
100#define NCR53C400_register_offset 0x108
101#define NCR53C400_address_adjust 0
102#define NCR53C400_mem_base 0x3880
103#define NCR53C400_host_buffer 0x3900
104#define NCR5380_region_size 0x3a00
105
Al Viroc818cb62006-03-24 03:15:37 -0800106#define NCR5380_read(reg) readb(iomem + NCR53C400_mem_base + (reg))
107#define NCR5380_write(reg, value) writeb(value, iomem + NCR53C400_mem_base + (reg))
Linus Torvalds1da177e2005-04-16 15:20:36 -0700108
109#define NCR5380_implementation_fields \
Al Viroc818cb62006-03-24 03:15:37 -0800110 NCR5380_map_type NCR5380_map_name; \
111 void __iomem *iomem;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700112
113#define NCR5380_local_declare() \
Al Viroc818cb62006-03-24 03:15:37 -0800114 register void __iomem *iomem
Linus Torvalds1da177e2005-04-16 15:20:36 -0700115
116#define NCR5380_setup(instance) \
Ondrej Zary702a98c2010-08-10 18:01:16 -0700117 iomem = (((struct NCR5380_hostdata *)(instance)->hostdata)->iomem)
Al Viroc818cb62006-03-24 03:15:37 -0800118
119#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -0700120
121#define NCR5380_intr generic_NCR5380_intr
122#define NCR5380_queue_command generic_NCR5380_queue_command
123#define NCR5380_abort generic_NCR5380_abort
124#define NCR5380_bus_reset generic_NCR5380_bus_reset
Linus Torvalds1da177e2005-04-16 15:20:36 -0700125#define NCR5380_pread generic_NCR5380_pread
126#define NCR5380_pwrite generic_NCR5380_pwrite
127#define NCR5380_proc_info notyet_generic_proc_info
128
129#define BOARD_NCR5380 0
130#define BOARD_NCR53C400 1
131#define BOARD_NCR53C400A 2
132#define BOARD_DTC3181E 3
133
134#endif /* else def HOSTS_C */
135#endif /* ndef ASM */
136#endif /* GENERIC_NCR5380_H */
137