blob: f60785f73d3d5623b2cda6ddd4b8ea88fd6524a6 [file] [log] [blame]
Olof Johanssonc27317c2011-11-04 09:12:39 +00001Tegra SOC USB controllers
2
3The device node for a USB controller that is part of a Tegra
4SOC is as described in the document "Open Firmware Recommended
5Practice : Universal Serial Bus" with the following modifications
6and additions :
7
8Required properties :
Paul Walmsley193c9d22015-01-30 15:11:04 -07009 - compatible : For Tegra20, must contain "nvidia,tegra20-ehci".
10 For Tegra30, must contain "nvidia,tegra30-ehci". Otherwise, must contain
11 "nvidia,<chip>-ehci" plus at least one of the above, where <chip> is
12 tegra114, tegra124, tegra132, or tegra210.
Venu Byravarasud400f202013-05-16 19:42:55 +053013 - nvidia,phy : phandle of the PHY that the controller is connected to.
Stephen Warrend8f64792013-11-06 14:00:25 -070014 - clocks : Must contain one entry, for the module clock.
15 See ../clocks/clock-bindings.txt for details.
Stephen Warren07999582013-11-07 10:11:27 -070016 - resets : Must contain an entry for each entry in reset-names.
17 See ../reset/reset.txt for details.
18 - reset-names : Must include the following entries:
19 - usb
Stephen Warrenaa607eb2012-04-12 15:46:49 -060020
Simon Glassd5dfcc92012-03-06 21:04:32 -080021Optional properties:
Venu Byravarasud400f202013-05-16 19:42:55 +053022 - nvidia,needs-double-reset : boolean is to be set for some of the Tegra20
23 USB ports, which need reset twice due to hardware issues.