blob: ad49ae8f3967b442ee8d1be292cc34f93f1e3665 [file] [log] [blame]
Catalin Marinas1d18c472012-03-05 11:49:27 +00001/*
2 * Based on arch/arm/mm/fault.c
3 *
4 * Copyright (C) 1995 Linus Torvalds
5 * Copyright (C) 1995-2004 Russell King
6 * Copyright (C) 2012 ARM Ltd.
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program. If not, see <http://www.gnu.org/licenses/>.
19 */
20
Paul Gortmaker0edfa832016-09-19 17:38:55 -040021#include <linux/extable.h>
Catalin Marinas1d18c472012-03-05 11:49:27 +000022#include <linux/signal.h>
23#include <linux/mm.h>
24#include <linux/hardirq.h>
25#include <linux/init.h>
26#include <linux/kprobes.h>
27#include <linux/uaccess.h>
28#include <linux/page-flags.h>
29#include <linux/sched.h>
30#include <linux/highmem.h>
31#include <linux/perf_event.h>
James Morse7209c862016-10-18 11:27:47 +010032#include <linux/preempt.h>
Catalin Marinas1d18c472012-03-05 11:49:27 +000033
James Morse7209c862016-10-18 11:27:47 +010034#include <asm/bug.h>
James Morse338d4f42015-07-22 19:05:54 +010035#include <asm/cpufeature.h>
Catalin Marinas1d18c472012-03-05 11:49:27 +000036#include <asm/exception.h>
37#include <asm/debug-monitors.h>
Catalin Marinas91413002014-04-06 23:04:12 +010038#include <asm/esr.h>
James Morse338d4f42015-07-22 19:05:54 +010039#include <asm/sysreg.h>
Catalin Marinas1d18c472012-03-05 11:49:27 +000040#include <asm/system_misc.h>
41#include <asm/pgtable.h>
42#include <asm/tlbflush.h>
43
Victor Kamensky3715dbf2017-04-03 22:51:01 -070044struct fault_info {
45 int (*fn)(unsigned long addr, unsigned int esr,
46 struct pt_regs *regs);
47 int sig;
48 int code;
49 const char *name;
50};
51
52static const struct fault_info fault_info[];
53
54static inline const struct fault_info *esr_to_fault_info(unsigned int esr)
55{
56 return fault_info + (esr & 63);
57}
Catalin Marinas3495386b2012-10-24 16:34:02 +010058
Sandeepa Prabhu2dd0e8d2016-07-08 12:35:48 -040059#ifdef CONFIG_KPROBES
60static inline int notify_page_fault(struct pt_regs *regs, unsigned int esr)
61{
62 int ret = 0;
63
64 /* kprobe_running() needs smp_processor_id() */
65 if (!user_mode(regs)) {
66 preempt_disable();
67 if (kprobe_running() && kprobe_fault_handler(regs, esr))
68 ret = 1;
69 preempt_enable();
70 }
71
72 return ret;
73}
74#else
75static inline int notify_page_fault(struct pt_regs *regs, unsigned int esr)
76{
77 return 0;
78}
79#endif
80
Catalin Marinas1d18c472012-03-05 11:49:27 +000081/*
82 * Dump out the page tables associated with 'addr' in mm 'mm'.
83 */
84void show_pte(struct mm_struct *mm, unsigned long addr)
85{
86 pgd_t *pgd;
87
88 if (!mm)
89 mm = &init_mm;
90
91 pr_alert("pgd = %p\n", mm->pgd);
92 pgd = pgd_offset(mm, addr);
93 pr_alert("[%08lx] *pgd=%016llx", addr, pgd_val(*pgd));
94
95 do {
96 pud_t *pud;
97 pmd_t *pmd;
98 pte_t *pte;
99
Steve Capper4339e3f32013-04-19 15:49:31 +0100100 if (pgd_none(*pgd) || pgd_bad(*pgd))
Catalin Marinas1d18c472012-03-05 11:49:27 +0000101 break;
102
103 pud = pud_offset(pgd, addr);
Mark Rutlande95ec352017-01-03 14:27:26 +0000104 pr_cont(", *pud=%016llx", pud_val(*pud));
Steve Capper4339e3f32013-04-19 15:49:31 +0100105 if (pud_none(*pud) || pud_bad(*pud))
Catalin Marinas1d18c472012-03-05 11:49:27 +0000106 break;
107
108 pmd = pmd_offset(pud, addr);
Mark Rutlande95ec352017-01-03 14:27:26 +0000109 pr_cont(", *pmd=%016llx", pmd_val(*pmd));
Steve Capper4339e3f32013-04-19 15:49:31 +0100110 if (pmd_none(*pmd) || pmd_bad(*pmd))
Catalin Marinas1d18c472012-03-05 11:49:27 +0000111 break;
112
113 pte = pte_offset_map(pmd, addr);
Mark Rutlande95ec352017-01-03 14:27:26 +0000114 pr_cont(", *pte=%016llx", pte_val(*pte));
Catalin Marinas1d18c472012-03-05 11:49:27 +0000115 pte_unmap(pte);
116 } while(0);
117
Mark Rutlande95ec352017-01-03 14:27:26 +0000118 pr_cont("\n");
Catalin Marinas1d18c472012-03-05 11:49:27 +0000119}
120
Catalin Marinas66dbd6e2016-04-13 16:01:22 +0100121#ifdef CONFIG_ARM64_HW_AFDBM
122/*
123 * This function sets the access flags (dirty, accessed), as well as write
124 * permission, and only to a more permissive setting.
125 *
126 * It needs to cope with hardware update of the accessed/dirty state by other
127 * agents in the system and can safely skip the __sync_icache_dcache() call as,
128 * like set_pte_at(), the PTE is never changed from no-exec to exec here.
129 *
130 * Returns whether or not the PTE actually changed.
131 */
132int ptep_set_access_flags(struct vm_area_struct *vma,
133 unsigned long address, pte_t *ptep,
134 pte_t entry, int dirty)
135{
136 pteval_t old_pteval;
137 unsigned int tmp;
138
139 if (pte_same(*ptep, entry))
140 return 0;
141
142 /* only preserve the access flags and write permission */
143 pte_val(entry) &= PTE_AF | PTE_WRITE | PTE_DIRTY;
144
145 /*
146 * PTE_RDONLY is cleared by default in the asm below, so set it in
147 * back if necessary (read-only or clean PTE).
148 */
Will Deacon0106d452016-06-07 17:55:15 +0100149 if (!pte_write(entry) || !pte_sw_dirty(entry))
Catalin Marinas66dbd6e2016-04-13 16:01:22 +0100150 pte_val(entry) |= PTE_RDONLY;
151
152 /*
153 * Setting the flags must be done atomically to avoid racing with the
154 * hardware update of the access/dirty state.
155 */
156 asm volatile("// ptep_set_access_flags\n"
157 " prfm pstl1strm, %2\n"
158 "1: ldxr %0, %2\n"
159 " and %0, %0, %3 // clear PTE_RDONLY\n"
160 " orr %0, %0, %4 // set flags\n"
161 " stxr %w1, %0, %2\n"
162 " cbnz %w1, 1b\n"
163 : "=&r" (old_pteval), "=&r" (tmp), "+Q" (pte_val(*ptep))
164 : "L" (~PTE_RDONLY), "r" (pte_val(entry)));
165
166 flush_tlb_fix_spurious_fault(vma, address);
167 return 1;
168}
169#endif
170
Laura Abbott9adeb8e2016-08-09 18:25:26 -0700171static bool is_el1_instruction_abort(unsigned int esr)
172{
173 return ESR_ELx_EC(esr) == ESR_ELx_EC_IABT_CUR;
174}
175
Catalin Marinas1d18c472012-03-05 11:49:27 +0000176/*
177 * The kernel tried to access some page that wasn't present.
178 */
179static void __do_kernel_fault(struct mm_struct *mm, unsigned long addr,
180 unsigned int esr, struct pt_regs *regs)
181{
182 /*
183 * Are we prepared to handle this kernel fault?
Laura Abbott9adeb8e2016-08-09 18:25:26 -0700184 * We are almost certainly not prepared to handle instruction faults.
Catalin Marinas1d18c472012-03-05 11:49:27 +0000185 */
Laura Abbott9adeb8e2016-08-09 18:25:26 -0700186 if (!is_el1_instruction_abort(esr) && fixup_exception(regs))
Catalin Marinas1d18c472012-03-05 11:49:27 +0000187 return;
188
189 /*
190 * No handler, we'll have to terminate things with extreme prejudice.
191 */
192 bust_spinlocks(1);
193 pr_alert("Unable to handle kernel %s at virtual address %08lx\n",
194 (addr < PAGE_SIZE) ? "NULL pointer dereference" :
195 "paging request", addr);
196
197 show_pte(mm, addr);
198 die("Oops", regs, esr);
199 bust_spinlocks(0);
200 do_exit(SIGKILL);
201}
202
203/*
204 * Something tried to access memory that isn't in our memory map. User mode
205 * accesses just cause a SIGSEGV
206 */
207static void __do_user_fault(struct task_struct *tsk, unsigned long addr,
208 unsigned int esr, unsigned int sig, int code,
209 struct pt_regs *regs)
210{
211 struct siginfo si;
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700212 const struct fault_info *inf;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000213
Suzuki K. Poulosef871d262015-07-03 15:08:08 +0100214 if (unhandled_signal(tsk, sig) && show_unhandled_signals_ratelimited()) {
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700215 inf = esr_to_fault_info(esr);
Catalin Marinas3495386b2012-10-24 16:34:02 +0100216 pr_info("%s[%d]: unhandled %s (%d) at 0x%08lx, esr 0x%03x\n",
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700217 tsk->comm, task_pid_nr(tsk), inf->name, sig,
Catalin Marinas3495386b2012-10-24 16:34:02 +0100218 addr, esr);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000219 show_pte(tsk->mm, addr);
220 show_regs(regs);
221 }
222
223 tsk->thread.fault_address = addr;
Catalin Marinas91413002014-04-06 23:04:12 +0100224 tsk->thread.fault_code = esr;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000225 si.si_signo = sig;
226 si.si_errno = 0;
227 si.si_code = code;
228 si.si_addr = (void __user *)addr;
229 force_sig_info(sig, &si, tsk);
230}
231
Catalin Marinas59f67e12013-09-16 15:18:28 +0100232static void do_bad_area(unsigned long addr, unsigned int esr, struct pt_regs *regs)
Catalin Marinas1d18c472012-03-05 11:49:27 +0000233{
234 struct task_struct *tsk = current;
235 struct mm_struct *mm = tsk->active_mm;
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700236 const struct fault_info *inf;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000237
238 /*
239 * If we are in kernel mode at this point, we have no context to
240 * handle this fault with.
241 */
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700242 if (user_mode(regs)) {
243 inf = esr_to_fault_info(esr);
244 __do_user_fault(tsk, addr, esr, inf->sig, inf->code, regs);
245 } else
Catalin Marinas1d18c472012-03-05 11:49:27 +0000246 __do_kernel_fault(mm, addr, esr, regs);
247}
248
249#define VM_FAULT_BADMAP 0x010000
250#define VM_FAULT_BADACCESS 0x020000
251
Catalin Marinas1d18c472012-03-05 11:49:27 +0000252static int __do_page_fault(struct mm_struct *mm, unsigned long addr,
Will Deacondb6f4102013-07-19 15:37:12 +0100253 unsigned int mm_flags, unsigned long vm_flags,
Catalin Marinas1d18c472012-03-05 11:49:27 +0000254 struct task_struct *tsk)
255{
256 struct vm_area_struct *vma;
257 int fault;
258
259 vma = find_vma(mm, addr);
260 fault = VM_FAULT_BADMAP;
261 if (unlikely(!vma))
262 goto out;
263 if (unlikely(vma->vm_start > addr))
264 goto check_stack;
265
266 /*
267 * Ok, we have a good vm_area for this memory access, so we can handle
268 * it.
269 */
270good_area:
Will Deacondb6f4102013-07-19 15:37:12 +0100271 /*
272 * Check that the permissions on the VMA allow for the fault which
Catalin Marinascab15ce2016-08-11 18:44:50 +0100273 * occurred.
Will Deacondb6f4102013-07-19 15:37:12 +0100274 */
275 if (!(vma->vm_flags & vm_flags)) {
Catalin Marinas1d18c472012-03-05 11:49:27 +0000276 fault = VM_FAULT_BADACCESS;
277 goto out;
278 }
279
Kirill A. Shutemovdcddffd2016-07-26 15:25:18 -0700280 return handle_mm_fault(vma, addr & PAGE_MASK, mm_flags);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000281
282check_stack:
283 if (vma->vm_flags & VM_GROWSDOWN && !expand_stack(vma, addr))
284 goto good_area;
285out:
286 return fault;
287}
288
Mark Rutland541ec872016-05-31 12:33:03 +0100289static inline bool is_permission_fault(unsigned int esr)
James Morse57f49592016-02-05 14:58:48 +0000290{
Mark Rutland275f3442016-05-31 12:33:01 +0100291 unsigned int ec = ESR_ELx_EC(esr);
James Morse57f49592016-02-05 14:58:48 +0000292 unsigned int fsc_type = esr & ESR_ELx_FSC_TYPE;
293
Laura Abbott9adeb8e2016-08-09 18:25:26 -0700294 return (ec == ESR_ELx_EC_DABT_CUR && fsc_type == ESR_ELx_FSC_PERM) ||
295 (ec == ESR_ELx_EC_IABT_CUR && fsc_type == ESR_ELx_FSC_PERM);
James Morse57f49592016-02-05 14:58:48 +0000296}
297
Mark Rutland541ec872016-05-31 12:33:03 +0100298static bool is_el0_instruction_abort(unsigned int esr)
299{
300 return ESR_ELx_EC(esr) == ESR_ELx_EC_IABT_LOW;
301}
302
Catalin Marinas1d18c472012-03-05 11:49:27 +0000303static int __kprobes do_page_fault(unsigned long addr, unsigned int esr,
304 struct pt_regs *regs)
305{
306 struct task_struct *tsk;
307 struct mm_struct *mm;
308 int fault, sig, code;
Catalin Marinascab15ce2016-08-11 18:44:50 +0100309 unsigned long vm_flags = VM_READ | VM_WRITE;
Will Deacondb6f4102013-07-19 15:37:12 +0100310 unsigned int mm_flags = FAULT_FLAG_ALLOW_RETRY | FAULT_FLAG_KILLABLE;
311
Sandeepa Prabhu2dd0e8d2016-07-08 12:35:48 -0400312 if (notify_page_fault(regs, esr))
313 return 0;
314
Catalin Marinas1d18c472012-03-05 11:49:27 +0000315 tsk = current;
316 mm = tsk->mm;
317
Catalin Marinas1d18c472012-03-05 11:49:27 +0000318 /*
319 * If we're in an interrupt or have no user context, we must not take
320 * the fault.
321 */
David Hildenbrand70ffdb92015-05-11 17:52:11 +0200322 if (faulthandler_disabled() || !mm)
Catalin Marinas1d18c472012-03-05 11:49:27 +0000323 goto no_context;
324
Johannes Weiner759496b2013-09-12 15:13:39 -0700325 if (user_mode(regs))
326 mm_flags |= FAULT_FLAG_USER;
327
Mark Rutland541ec872016-05-31 12:33:03 +0100328 if (is_el0_instruction_abort(esr)) {
Johannes Weiner759496b2013-09-12 15:13:39 -0700329 vm_flags = VM_EXEC;
Mark Rutlandaed40e02014-11-24 12:31:40 +0000330 } else if ((esr & ESR_ELx_WNR) && !(esr & ESR_ELx_CM)) {
Johannes Weiner759496b2013-09-12 15:13:39 -0700331 vm_flags = VM_WRITE;
332 mm_flags |= FAULT_FLAG_WRITE;
333 }
334
Mark Rutlandc9100862018-04-12 12:11:00 +0100335 if (is_permission_fault(esr) && (addr < TASK_SIZE)) {
James Morsee19a6ee2016-06-20 18:28:01 +0100336 /* regs->orig_addr_limit may be 0 if we entered from EL0 */
337 if (regs->orig_addr_limit == KERNEL_DS)
Catalin Marinas70c8abc2016-02-19 14:28:58 +0000338 die("Accessing user space memory with fs=KERNEL_DS", regs, esr);
James Morse70544192016-02-05 14:58:50 +0000339
Laura Abbott9adeb8e2016-08-09 18:25:26 -0700340 if (is_el1_instruction_abort(esr))
341 die("Attempting to execute userspace memory", regs, esr);
342
James Morse57f49592016-02-05 14:58:48 +0000343 if (!search_exception_tables(regs->pc))
Catalin Marinas70c8abc2016-02-19 14:28:58 +0000344 die("Accessing user space memory outside uaccess.h routines", regs, esr);
James Morse57f49592016-02-05 14:58:48 +0000345 }
James Morse338d4f42015-07-22 19:05:54 +0100346
347 /*
Catalin Marinas1d18c472012-03-05 11:49:27 +0000348 * As per x86, we may deadlock here. However, since the kernel only
349 * validly references user space from well defined areas of the code,
350 * we can bug out early if this is from code which shouldn't.
351 */
352 if (!down_read_trylock(&mm->mmap_sem)) {
353 if (!user_mode(regs) && !search_exception_tables(regs->pc))
354 goto no_context;
355retry:
356 down_read(&mm->mmap_sem);
357 } else {
358 /*
359 * The above down_read_trylock() might have succeeded in which
360 * case, we'll have missed the might_sleep() from down_read().
361 */
362 might_sleep();
363#ifdef CONFIG_DEBUG_VM
364 if (!user_mode(regs) && !search_exception_tables(regs->pc))
365 goto no_context;
366#endif
367 }
368
Will Deacondb6f4102013-07-19 15:37:12 +0100369 fault = __do_page_fault(mm, addr, mm_flags, vm_flags, tsk);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000370
371 /*
372 * If we need to retry but a fatal signal is pending, handle the
373 * signal first. We do not need to release the mmap_sem because it
374 * would already be released in __lock_page_or_retry in mm/filemap.c.
375 */
Mark Rutland509d8b52017-07-11 15:19:22 +0100376 if ((fault & VM_FAULT_RETRY) && fatal_signal_pending(current)) {
377 if (!user_mode(regs))
378 goto no_context;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000379 return 0;
Mark Rutland509d8b52017-07-11 15:19:22 +0100380 }
Catalin Marinas1d18c472012-03-05 11:49:27 +0000381
382 /*
383 * Major/minor page fault accounting is only done on the initial
384 * attempt. If we go through a retry, it is extremely likely that the
385 * page will be found in page cache at that point.
386 */
387
388 perf_sw_event(PERF_COUNT_SW_PAGE_FAULTS, 1, regs, addr);
Will Deacondb6f4102013-07-19 15:37:12 +0100389 if (mm_flags & FAULT_FLAG_ALLOW_RETRY) {
Catalin Marinas1d18c472012-03-05 11:49:27 +0000390 if (fault & VM_FAULT_MAJOR) {
391 tsk->maj_flt++;
392 perf_sw_event(PERF_COUNT_SW_PAGE_FAULTS_MAJ, 1, regs,
393 addr);
394 } else {
395 tsk->min_flt++;
396 perf_sw_event(PERF_COUNT_SW_PAGE_FAULTS_MIN, 1, regs,
397 addr);
398 }
399 if (fault & VM_FAULT_RETRY) {
400 /*
401 * Clear FAULT_FLAG_ALLOW_RETRY to avoid any risk of
402 * starvation.
403 */
Will Deacondb6f4102013-07-19 15:37:12 +0100404 mm_flags &= ~FAULT_FLAG_ALLOW_RETRY;
Mark Salyzyn569ba742015-09-21 21:39:50 +0100405 mm_flags |= FAULT_FLAG_TRIED;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000406 goto retry;
407 }
408 }
409
410 up_read(&mm->mmap_sem);
411
412 /*
Jan Kara0e8fb932016-03-17 14:19:55 -0700413 * Handle the "normal" case first - VM_FAULT_MAJOR
Catalin Marinas1d18c472012-03-05 11:49:27 +0000414 */
415 if (likely(!(fault & (VM_FAULT_ERROR | VM_FAULT_BADMAP |
416 VM_FAULT_BADACCESS))))
417 return 0;
418
Johannes Weiner87134102013-09-12 15:13:38 -0700419 /*
420 * If we are in kernel mode at this point, we have no context to
421 * handle this fault with.
422 */
423 if (!user_mode(regs))
424 goto no_context;
425
Catalin Marinas1d18c472012-03-05 11:49:27 +0000426 if (fault & VM_FAULT_OOM) {
427 /*
428 * We ran out of memory, call the OOM killer, and return to
429 * userspace (which will retry the fault, or kill us if we got
430 * oom-killed).
431 */
432 pagefault_out_of_memory();
433 return 0;
434 }
435
Catalin Marinas1d18c472012-03-05 11:49:27 +0000436 if (fault & VM_FAULT_SIGBUS) {
437 /*
438 * We had some memory, but were unable to successfully fix up
439 * this page fault.
440 */
441 sig = SIGBUS;
442 code = BUS_ADRERR;
443 } else {
444 /*
445 * Something tried to access memory that isn't in our memory
446 * map.
447 */
448 sig = SIGSEGV;
449 code = fault == VM_FAULT_BADACCESS ?
450 SEGV_ACCERR : SEGV_MAPERR;
451 }
452
453 __do_user_fault(tsk, addr, esr, sig, code, regs);
454 return 0;
455
456no_context:
457 __do_kernel_fault(mm, addr, esr, regs);
458 return 0;
459}
460
461/*
462 * First Level Translation Fault Handler
463 *
464 * We enter here because the first level page table doesn't contain a valid
465 * entry for the address.
466 *
467 * If the address is in kernel space (>= TASK_SIZE), then we are probably
468 * faulting in the vmalloc() area.
469 *
470 * If the init_task's first level page tables contains the relevant entry, we
471 * copy the it to this task. If not, we send the process a signal, fixup the
472 * exception, or oops the kernel.
473 *
474 * NOTE! We MUST NOT take any locks for this case. We may be in an interrupt
475 * or a critical region, and should only copy the information from the master
476 * page table, nothing more.
477 */
478static int __kprobes do_translation_fault(unsigned long addr,
479 unsigned int esr,
480 struct pt_regs *regs)
481{
482 if (addr < TASK_SIZE)
483 return do_page_fault(addr, esr, regs);
484
485 do_bad_area(addr, esr, regs);
486 return 0;
487}
488
EunTaik Lee52d75232016-02-16 04:44:35 +0000489static int do_alignment_fault(unsigned long addr, unsigned int esr,
490 struct pt_regs *regs)
491{
492 do_bad_area(addr, esr, regs);
493 return 0;
494}
495
Catalin Marinas1d18c472012-03-05 11:49:27 +0000496/*
Catalin Marinas1d18c472012-03-05 11:49:27 +0000497 * This abort handler always returns "fault".
498 */
499static int do_bad(unsigned long addr, unsigned int esr, struct pt_regs *regs)
500{
501 return 1;
502}
503
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700504static const struct fault_info fault_info[] = {
Catalin Marinas1d18c472012-03-05 11:49:27 +0000505 { do_bad, SIGBUS, 0, "ttbr address size fault" },
506 { do_bad, SIGBUS, 0, "level 1 address size fault" },
507 { do_bad, SIGBUS, 0, "level 2 address size fault" },
508 { do_bad, SIGBUS, 0, "level 3 address size fault" },
Will Deacon7f73f7a2014-11-21 14:22:22 +0000509 { do_translation_fault, SIGSEGV, SEGV_MAPERR, "level 0 translation fault" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000510 { do_translation_fault, SIGSEGV, SEGV_MAPERR, "level 1 translation fault" },
511 { do_translation_fault, SIGSEGV, SEGV_MAPERR, "level 2 translation fault" },
Will Deacond49527e2017-09-29 12:27:41 +0100512 { do_translation_fault, SIGSEGV, SEGV_MAPERR, "level 3 translation fault" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000513 { do_bad, SIGBUS, 0, "unknown 8" },
Steve Capper084bd292013-04-10 13:48:00 +0100514 { do_page_fault, SIGSEGV, SEGV_ACCERR, "level 1 access flag fault" },
515 { do_page_fault, SIGSEGV, SEGV_ACCERR, "level 2 access flag fault" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000516 { do_page_fault, SIGSEGV, SEGV_ACCERR, "level 3 access flag fault" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000517 { do_bad, SIGBUS, 0, "unknown 12" },
Steve Capper084bd292013-04-10 13:48:00 +0100518 { do_page_fault, SIGSEGV, SEGV_ACCERR, "level 1 permission fault" },
519 { do_page_fault, SIGSEGV, SEGV_ACCERR, "level 2 permission fault" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000520 { do_page_fault, SIGSEGV, SEGV_ACCERR, "level 3 permission fault" },
521 { do_bad, SIGBUS, 0, "synchronous external abort" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000522 { do_bad, SIGBUS, 0, "unknown 17" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000523 { do_bad, SIGBUS, 0, "unknown 18" },
524 { do_bad, SIGBUS, 0, "unknown 19" },
525 { do_bad, SIGBUS, 0, "synchronous abort (translation table walk)" },
526 { do_bad, SIGBUS, 0, "synchronous abort (translation table walk)" },
527 { do_bad, SIGBUS, 0, "synchronous abort (translation table walk)" },
528 { do_bad, SIGBUS, 0, "synchronous abort (translation table walk)" },
529 { do_bad, SIGBUS, 0, "synchronous parity error" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000530 { do_bad, SIGBUS, 0, "unknown 25" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000531 { do_bad, SIGBUS, 0, "unknown 26" },
532 { do_bad, SIGBUS, 0, "unknown 27" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000533 { do_bad, SIGBUS, 0, "synchronous parity error (translation table walk)" },
534 { do_bad, SIGBUS, 0, "synchronous parity error (translation table walk)" },
535 { do_bad, SIGBUS, 0, "synchronous parity error (translation table walk)" },
536 { do_bad, SIGBUS, 0, "synchronous parity error (translation table walk)" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000537 { do_bad, SIGBUS, 0, "unknown 32" },
EunTaik Lee52d75232016-02-16 04:44:35 +0000538 { do_alignment_fault, SIGBUS, BUS_ADRALN, "alignment fault" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000539 { do_bad, SIGBUS, 0, "unknown 34" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000540 { do_bad, SIGBUS, 0, "unknown 35" },
541 { do_bad, SIGBUS, 0, "unknown 36" },
542 { do_bad, SIGBUS, 0, "unknown 37" },
543 { do_bad, SIGBUS, 0, "unknown 38" },
544 { do_bad, SIGBUS, 0, "unknown 39" },
545 { do_bad, SIGBUS, 0, "unknown 40" },
546 { do_bad, SIGBUS, 0, "unknown 41" },
547 { do_bad, SIGBUS, 0, "unknown 42" },
548 { do_bad, SIGBUS, 0, "unknown 43" },
549 { do_bad, SIGBUS, 0, "unknown 44" },
550 { do_bad, SIGBUS, 0, "unknown 45" },
551 { do_bad, SIGBUS, 0, "unknown 46" },
552 { do_bad, SIGBUS, 0, "unknown 47" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000553 { do_bad, SIGBUS, 0, "TLB conflict abort" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000554 { do_bad, SIGBUS, 0, "unknown 49" },
555 { do_bad, SIGBUS, 0, "unknown 50" },
556 { do_bad, SIGBUS, 0, "unknown 51" },
557 { do_bad, SIGBUS, 0, "implementation fault (lockdown abort)" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000558 { do_bad, SIGBUS, 0, "implementation fault (unsupported exclusive)" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000559 { do_bad, SIGBUS, 0, "unknown 54" },
560 { do_bad, SIGBUS, 0, "unknown 55" },
561 { do_bad, SIGBUS, 0, "unknown 56" },
562 { do_bad, SIGBUS, 0, "unknown 57" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000563 { do_bad, SIGBUS, 0, "unknown 58" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000564 { do_bad, SIGBUS, 0, "unknown 59" },
565 { do_bad, SIGBUS, 0, "unknown 60" },
Mark Rutlandc03784ee82015-11-23 15:09:36 +0000566 { do_bad, SIGBUS, 0, "section domain fault" },
567 { do_bad, SIGBUS, 0, "page domain fault" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000568 { do_bad, SIGBUS, 0, "unknown 63" },
569};
570
Catalin Marinas1d18c472012-03-05 11:49:27 +0000571/*
572 * Dispatch a data abort to the relevant handler.
573 */
574asmlinkage void __exception do_mem_abort(unsigned long addr, unsigned int esr,
575 struct pt_regs *regs)
576{
Victor Kamensky3715dbf2017-04-03 22:51:01 -0700577 const struct fault_info *inf = esr_to_fault_info(esr);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000578 struct siginfo info;
579
580 if (!inf->fn(addr, esr, regs))
581 return;
582
583 pr_alert("Unhandled fault: %s (0x%08x) at 0x%016lx\n",
584 inf->name, esr, addr);
585
586 info.si_signo = inf->sig;
587 info.si_errno = 0;
588 info.si_code = inf->code;
589 info.si_addr = (void __user *)addr;
590 arm64_notify_die("", regs, &info, esr);
591}
592
Mark Rutland34dc20b2018-04-12 12:11:18 +0100593asmlinkage void __exception do_el0_irq_bp_hardening(void)
594{
595 /* PC has already been checked in entry.S */
596 arm64_apply_bp_hardening();
597}
598
Mark Rutland47320012018-04-12 12:11:13 +0100599asmlinkage void __exception do_el0_ia_bp_hardening(unsigned long addr,
600 unsigned int esr,
601 struct pt_regs *regs)
602{
603 /*
604 * We've taken an instruction abort from userspace and not yet
605 * re-enabled IRQs. If the address is a kernel address, apply
606 * BP hardening prior to enabling IRQs and pre-emption.
607 */
608 if (addr > TASK_SIZE)
609 arm64_apply_bp_hardening();
610
611 local_irq_enable();
612 do_mem_abort(addr, esr, regs);
613}
614
615
Catalin Marinas1d18c472012-03-05 11:49:27 +0000616/*
617 * Handle stack alignment exceptions.
618 */
619asmlinkage void __exception do_sp_pc_abort(unsigned long addr,
620 unsigned int esr,
621 struct pt_regs *regs)
622{
623 struct siginfo info;
Vladimir Murzin9e793ab2015-06-19 15:28:16 +0100624 struct task_struct *tsk = current;
625
Mark Rutlande7c3b242018-04-12 12:11:17 +0100626 if (user_mode(regs)) {
627 if (instruction_pointer(regs) > TASK_SIZE)
628 arm64_apply_bp_hardening();
629 local_irq_enable();
630 }
631
Vladimir Murzin9e793ab2015-06-19 15:28:16 +0100632 if (show_unhandled_signals && unhandled_signal(tsk, SIGBUS))
633 pr_info_ratelimited("%s[%d]: %s exception: pc=%p sp=%p\n",
634 tsk->comm, task_pid_nr(tsk),
635 esr_get_class_string(esr), (void *)regs->pc,
636 (void *)regs->sp);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000637
638 info.si_signo = SIGBUS;
639 info.si_errno = 0;
640 info.si_code = BUS_ADRALN;
641 info.si_addr = (void __user *)addr;
Vladimir Murzin9e793ab2015-06-19 15:28:16 +0100642 arm64_notify_die("Oops - SP/PC alignment exception", regs, &info, esr);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000643}
644
Dave P Martin9fb74102015-07-24 16:37:48 +0100645int __init early_brk64(unsigned long addr, unsigned int esr,
646 struct pt_regs *regs);
647
648/*
649 * __refdata because early_brk64 is __init, but the reference to it is
650 * clobbered at arch_initcall time.
651 * See traps.c and debug-monitors.c:debug_traps_init().
652 */
653static struct fault_info __refdata debug_fault_info[] = {
Catalin Marinas1d18c472012-03-05 11:49:27 +0000654 { do_bad, SIGTRAP, TRAP_HWBKPT, "hardware breakpoint" },
655 { do_bad, SIGTRAP, TRAP_HWBKPT, "hardware single-step" },
656 { do_bad, SIGTRAP, TRAP_HWBKPT, "hardware watchpoint" },
657 { do_bad, SIGBUS, 0, "unknown 3" },
658 { do_bad, SIGTRAP, TRAP_BRKPT, "aarch32 BKPT" },
659 { do_bad, SIGTRAP, 0, "aarch32 vector catch" },
Dave P Martin9fb74102015-07-24 16:37:48 +0100660 { early_brk64, SIGTRAP, TRAP_BRKPT, "aarch64 BRK" },
Catalin Marinas1d18c472012-03-05 11:49:27 +0000661 { do_bad, SIGBUS, 0, "unknown 7" },
662};
663
664void __init hook_debug_fault_code(int nr,
665 int (*fn)(unsigned long, unsigned int, struct pt_regs *),
666 int sig, int code, const char *name)
667{
668 BUG_ON(nr < 0 || nr >= ARRAY_SIZE(debug_fault_info));
669
670 debug_fault_info[nr].fn = fn;
671 debug_fault_info[nr].sig = sig;
672 debug_fault_info[nr].code = code;
673 debug_fault_info[nr].name = name;
674}
675
676asmlinkage int __exception do_debug_exception(unsigned long addr,
677 unsigned int esr,
678 struct pt_regs *regs)
679{
680 const struct fault_info *inf = debug_fault_info + DBG_ESR_EVT(esr);
681 struct siginfo info;
James Morse6afedcd2016-04-13 13:40:00 +0100682 int rv;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000683
James Morse6afedcd2016-04-13 13:40:00 +0100684 /*
685 * Tell lockdep we disabled irqs in entry.S. Do nothing if they were
686 * already disabled to preserve the last enabled/disabled addresses.
687 */
688 if (interrupts_enabled(regs))
689 trace_hardirqs_off();
Catalin Marinas1d18c472012-03-05 11:49:27 +0000690
Mark Rutlande7c3b242018-04-12 12:11:17 +0100691 if (user_mode(regs) && instruction_pointer(regs) > TASK_SIZE)
692 arm64_apply_bp_hardening();
693
James Morse6afedcd2016-04-13 13:40:00 +0100694 if (!inf->fn(addr, esr, regs)) {
695 rv = 1;
696 } else {
697 pr_alert("Unhandled debug exception: %s (0x%08x) at 0x%016lx\n",
698 inf->name, esr, addr);
Catalin Marinas1d18c472012-03-05 11:49:27 +0000699
James Morse6afedcd2016-04-13 13:40:00 +0100700 info.si_signo = inf->sig;
701 info.si_errno = 0;
702 info.si_code = inf->code;
703 info.si_addr = (void __user *)addr;
704 arm64_notify_die("", regs, &info, 0);
705 rv = 0;
706 }
Catalin Marinas1d18c472012-03-05 11:49:27 +0000707
James Morse6afedcd2016-04-13 13:40:00 +0100708 if (interrupts_enabled(regs))
709 trace_hardirqs_on();
710
711 return rv;
Catalin Marinas1d18c472012-03-05 11:49:27 +0000712}
Sandeepa Prabhu2dd0e8d2016-07-08 12:35:48 -0400713NOKPROBE_SYMBOL(do_debug_exception);
James Morse338d4f42015-07-22 19:05:54 +0100714
715#ifdef CONFIG_ARM64_PAN
James Morse2a6dcb22016-10-18 11:27:46 +0100716int cpu_enable_pan(void *__unused)
James Morse338d4f42015-07-22 19:05:54 +0100717{
James Morse7209c862016-10-18 11:27:47 +0100718 /*
719 * We modify PSTATE. This won't work from irq context as the PSTATE
720 * is discarded once we return from the exception.
721 */
722 WARN_ON_ONCE(in_interrupt());
723
James Morse338d4f42015-07-22 19:05:54 +0100724 config_sctlr_el1(SCTLR_EL1_SPAN, 0);
James Morse7209c862016-10-18 11:27:47 +0100725 asm(SET_PSTATE_PAN(1));
James Morse2a6dcb22016-10-18 11:27:46 +0100726 return 0;
James Morse338d4f42015-07-22 19:05:54 +0100727}
728#endif /* CONFIG_ARM64_PAN */
James Morse57f49592016-02-05 14:58:48 +0000729
730#ifdef CONFIG_ARM64_UAO
731/*
732 * Kernel threads have fs=KERNEL_DS by default, and don't need to call
733 * set_fs(), devtmpfs in particular relies on this behaviour.
734 * We need to enable the feature at runtime (instead of adding it to
735 * PSR_MODE_EL1h) as the feature may not be implemented by the cpu.
736 */
James Morse2a6dcb22016-10-18 11:27:46 +0100737int cpu_enable_uao(void *__unused)
James Morse57f49592016-02-05 14:58:48 +0000738{
739 asm(SET_PSTATE_UAO(1));
James Morse2a6dcb22016-10-18 11:27:46 +0100740 return 0;
James Morse57f49592016-02-05 14:58:48 +0000741}
742#endif /* CONFIG_ARM64_UAO */