blob: 59b83f4085a8345b1acfe898a13c3fd825a822cd [file] [log] [blame]
Wu Fengguang079d88c2010-03-08 10:44:23 +08001/*
2 *
3 * patch_hdmi.c - routines for HDMI/DisplayPort codecs
4 *
5 * Copyright(c) 2008-2010 Intel Corporation. All rights reserved.
Takashi Iwai84eb01b2010-09-07 12:27:25 +02006 * Copyright (c) 2006 ATI Technologies Inc.
7 * Copyright (c) 2008 NVIDIA Corp. All rights reserved.
8 * Copyright (c) 2008 Wei Ni <wni@nvidia.com>
Anssi Hannula5a6135842013-10-24 21:10:35 +03009 * Copyright (c) 2013 Anssi Hannula <anssi.hannula@iki.fi>
Wu Fengguang079d88c2010-03-08 10:44:23 +080010 *
11 * Authors:
12 * Wu Fengguang <wfg@linux.intel.com>
13 *
14 * Maintained by:
15 * Wu Fengguang <wfg@linux.intel.com>
16 *
17 * This program is free software; you can redistribute it and/or modify it
18 * under the terms of the GNU General Public License as published by the Free
19 * Software Foundation; either version 2 of the License, or (at your option)
20 * any later version.
21 *
22 * This program is distributed in the hope that it will be useful, but
23 * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
24 * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
25 * for more details.
26 *
27 * You should have received a copy of the GNU General Public License
28 * along with this program; if not, write to the Free Software Foundation,
29 * Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
30 */
31
Takashi Iwai84eb01b2010-09-07 12:27:25 +020032#include <linux/init.h>
33#include <linux/delay.h>
34#include <linux/slab.h>
Paul Gortmaker65a77212011-07-15 13:13:37 -040035#include <linux/module.h>
Takashi Iwai84eb01b2010-09-07 12:27:25 +020036#include <sound/core.h>
David Henningsson07acecc2011-05-19 11:46:03 +020037#include <sound/jack.h>
Wang Xingchao433968d2012-09-06 10:02:37 +080038#include <sound/asoundef.h>
Takashi Iwaid45e6882012-07-31 11:36:00 +020039#include <sound/tlv.h>
Takashi Iwai84eb01b2010-09-07 12:27:25 +020040#include "hda_codec.h"
41#include "hda_local.h"
Takashi Iwai1835a0f2011-10-27 22:12:46 +020042#include "hda_jack.h"
Takashi Iwai84eb01b2010-09-07 12:27:25 +020043
Takashi Iwai0ebaa242011-01-11 18:11:04 +010044static bool static_hdmi_pcm;
45module_param(static_hdmi_pcm, bool, 0644);
46MODULE_PARM_DESC(static_hdmi_pcm, "Don't restrict PCM parameters per ELD info");
47
Mengdong Linfb87fa32013-09-04 16:36:57 -040048#define is_haswell(codec) ((codec)->vendor_id == 0x80862807)
Mengdong Lin02383852013-10-31 18:31:51 -040049#define is_valleyview(codec) ((codec)->vendor_id == 0x80862882)
Mengdong Linfb87fa32013-09-04 16:36:57 -040050
Stephen Warren384a48d2011-06-01 11:14:21 -060051struct hdmi_spec_per_cvt {
52 hda_nid_t cvt_nid;
53 int assigned;
54 unsigned int channels_min;
55 unsigned int channels_max;
56 u32 rates;
57 u64 formats;
58 unsigned int maxbps;
59};
60
Takashi Iwai4eea3092013-02-07 18:18:19 +010061/* max. connections to a widget */
62#define HDA_MAX_CONNECTIONS 32
63
Stephen Warren384a48d2011-06-01 11:14:21 -060064struct hdmi_spec_per_pin {
65 hda_nid_t pin_nid;
66 int num_mux_nids;
67 hda_nid_t mux_nids[HDA_MAX_CONNECTIONS];
Anssi Hannula1df5a062013-10-05 02:25:40 +030068 hda_nid_t cvt_nid;
Wu Fengguang744626d2011-11-16 16:29:47 +080069
70 struct hda_codec *codec;
Stephen Warren384a48d2011-06-01 11:14:21 -060071 struct hdmi_eld sink_eld;
Takashi Iwaia4e9a382013-10-17 18:21:12 +020072 struct mutex lock;
Wu Fengguang744626d2011-11-16 16:29:47 +080073 struct delayed_work work;
David Henningsson92c69e72013-02-19 16:11:26 +010074 struct snd_kcontrol *eld_ctl;
Wu Fengguangc6e84532011-11-18 16:59:32 -060075 int repoll_count;
Takashi Iwaib0540872013-09-02 12:33:02 +020076 bool setup; /* the stream has been set up by prepare callback */
77 int channels; /* current number of channels */
Takashi Iwai1a6003b2012-09-06 17:42:08 +020078 bool non_pcm;
Takashi Iwaid45e6882012-07-31 11:36:00 +020079 bool chmap_set; /* channel-map override by ALSA API? */
80 unsigned char chmap[8]; /* ALSA API channel-map */
Takashi Iwaibce0d2a2013-03-13 14:40:31 +010081 char pcm_name[8]; /* filled in build_pcm callbacks */
Takashi Iwaia4e9a382013-10-17 18:21:12 +020082#ifdef CONFIG_PROC_FS
83 struct snd_info_entry *proc_entry;
84#endif
Stephen Warren384a48d2011-06-01 11:14:21 -060085};
86
Anssi Hannula307229d2013-10-24 21:10:34 +030087struct cea_channel_speaker_allocation;
88
89/* operations used by generic code that can be overridden by patches */
90struct hdmi_ops {
91 int (*pin_get_eld)(struct hda_codec *codec, hda_nid_t pin_nid,
92 unsigned char *buf, int *eld_size);
93
94 /* get and set channel assigned to each HDMI ASP (audio sample packet) slot */
95 int (*pin_get_slot_channel)(struct hda_codec *codec, hda_nid_t pin_nid,
96 int asp_slot);
97 int (*pin_set_slot_channel)(struct hda_codec *codec, hda_nid_t pin_nid,
98 int asp_slot, int channel);
99
100 void (*pin_setup_infoframe)(struct hda_codec *codec, hda_nid_t pin_nid,
101 int ca, int active_channels, int conn_type);
102
103 /* enable/disable HBR (HD passthrough) */
104 int (*pin_hbr_setup)(struct hda_codec *codec, hda_nid_t pin_nid, bool hbr);
105
106 int (*setup_stream)(struct hda_codec *codec, hda_nid_t cvt_nid,
107 hda_nid_t pin_nid, u32 stream_tag, int format);
108
109 /* Helpers for producing the channel map TLVs. These can be overridden
110 * for devices that have non-standard mapping requirements. */
111 int (*chmap_cea_alloc_validate_get_type)(struct cea_channel_speaker_allocation *cap,
112 int channels);
113 void (*cea_alloc_to_tlv_chmap)(struct cea_channel_speaker_allocation *cap,
114 unsigned int *chmap, int channels);
115
116 /* check that the user-given chmap is supported */
117 int (*chmap_validate)(int ca, int channels, unsigned char *chmap);
118};
119
Wu Fengguang079d88c2010-03-08 10:44:23 +0800120struct hdmi_spec {
121 int num_cvts;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +0100122 struct snd_array cvts; /* struct hdmi_spec_per_cvt */
123 hda_nid_t cvt_nids[4]; /* only for haswell fix */
Stephen Warren384a48d2011-06-01 11:14:21 -0600124
Wu Fengguang079d88c2010-03-08 10:44:23 +0800125 int num_pins;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +0100126 struct snd_array pins; /* struct hdmi_spec_per_pin */
127 struct snd_array pcm_rec; /* struct hda_pcm */
Takashi Iwaid45e6882012-07-31 11:36:00 +0200128 unsigned int channels_max; /* max over all cvts */
Wu Fengguang079d88c2010-03-08 10:44:23 +0800129
David Henningsson4bd038f2013-02-19 16:11:25 +0100130 struct hdmi_eld temp_eld;
Anssi Hannula307229d2013-10-24 21:10:34 +0300131 struct hdmi_ops ops;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800132 /*
Anssi Hannula5a6135842013-10-24 21:10:35 +0300133 * Non-generic VIA/NVIDIA specific
Wu Fengguang079d88c2010-03-08 10:44:23 +0800134 */
135 struct hda_multi_out multiout;
Takashi Iwaid0b12522012-06-15 14:34:42 +0200136 struct hda_pcm_stream pcm_playback;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800137};
138
139
140struct hdmi_audio_infoframe {
141 u8 type; /* 0x84 */
142 u8 ver; /* 0x01 */
143 u8 len; /* 0x0a */
144
Wu Fengguang53d7d692010-09-21 14:25:49 +0800145 u8 checksum;
146
Wu Fengguang079d88c2010-03-08 10:44:23 +0800147 u8 CC02_CT47; /* CC in bits 0:2, CT in 4:7 */
148 u8 SS01_SF24;
149 u8 CXT04;
150 u8 CA;
151 u8 LFEPBL01_LSV36_DM_INH7;
Wu Fengguang53d7d692010-09-21 14:25:49 +0800152};
153
154struct dp_audio_infoframe {
155 u8 type; /* 0x84 */
156 u8 len; /* 0x1b */
157 u8 ver; /* 0x11 << 2 */
158
159 u8 CC02_CT47; /* match with HDMI infoframe from this on */
160 u8 SS01_SF24;
161 u8 CXT04;
162 u8 CA;
163 u8 LFEPBL01_LSV36_DM_INH7;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800164};
165
Takashi Iwai2b203db2011-02-11 12:17:30 +0100166union audio_infoframe {
167 struct hdmi_audio_infoframe hdmi;
168 struct dp_audio_infoframe dp;
169 u8 bytes[0];
170};
171
Wu Fengguang079d88c2010-03-08 10:44:23 +0800172/*
173 * CEA speaker placement:
174 *
175 * FLH FCH FRH
176 * FLW FL FLC FC FRC FR FRW
177 *
178 * LFE
179 * TC
180 *
181 * RL RLC RC RRC RR
182 *
183 * The Left/Right Surround channel _notions_ LS/RS in SMPTE 320M corresponds to
184 * CEA RL/RR; The SMPTE channel _assignment_ C/LFE is swapped to CEA LFE/FC.
185 */
186enum cea_speaker_placement {
187 FL = (1 << 0), /* Front Left */
188 FC = (1 << 1), /* Front Center */
189 FR = (1 << 2), /* Front Right */
190 FLC = (1 << 3), /* Front Left Center */
191 FRC = (1 << 4), /* Front Right Center */
192 RL = (1 << 5), /* Rear Left */
193 RC = (1 << 6), /* Rear Center */
194 RR = (1 << 7), /* Rear Right */
195 RLC = (1 << 8), /* Rear Left Center */
196 RRC = (1 << 9), /* Rear Right Center */
197 LFE = (1 << 10), /* Low Frequency Effect */
198 FLW = (1 << 11), /* Front Left Wide */
199 FRW = (1 << 12), /* Front Right Wide */
200 FLH = (1 << 13), /* Front Left High */
201 FCH = (1 << 14), /* Front Center High */
202 FRH = (1 << 15), /* Front Right High */
203 TC = (1 << 16), /* Top Center */
204};
205
206/*
207 * ELD SA bits in the CEA Speaker Allocation data block
208 */
209static int eld_speaker_allocation_bits[] = {
210 [0] = FL | FR,
211 [1] = LFE,
212 [2] = FC,
213 [3] = RL | RR,
214 [4] = RC,
215 [5] = FLC | FRC,
216 [6] = RLC | RRC,
217 /* the following are not defined in ELD yet */
218 [7] = FLW | FRW,
219 [8] = FLH | FRH,
220 [9] = TC,
221 [10] = FCH,
222};
223
224struct cea_channel_speaker_allocation {
225 int ca_index;
226 int speakers[8];
227
228 /* derived values, just for convenience */
229 int channels;
230 int spk_mask;
231};
232
233/*
234 * ALSA sequence is:
235 *
236 * surround40 surround41 surround50 surround51 surround71
237 * ch0 front left = = = =
238 * ch1 front right = = = =
239 * ch2 rear left = = = =
240 * ch3 rear right = = = =
241 * ch4 LFE center center center
242 * ch5 LFE LFE
243 * ch6 side left
244 * ch7 side right
245 *
246 * surround71 = {FL, FR, RLC, RRC, FC, LFE, RL, RR}
247 */
248static int hdmi_channel_mapping[0x32][8] = {
249 /* stereo */
250 [0x00] = { 0x00, 0x11, 0xf2, 0xf3, 0xf4, 0xf5, 0xf6, 0xf7 },
251 /* 2.1 */
252 [0x01] = { 0x00, 0x11, 0x22, 0xf3, 0xf4, 0xf5, 0xf6, 0xf7 },
253 /* Dolby Surround */
254 [0x02] = { 0x00, 0x11, 0x23, 0xf2, 0xf4, 0xf5, 0xf6, 0xf7 },
255 /* surround40 */
256 [0x08] = { 0x00, 0x11, 0x24, 0x35, 0xf3, 0xf2, 0xf6, 0xf7 },
257 /* 4ch */
258 [0x03] = { 0x00, 0x11, 0x23, 0x32, 0x44, 0xf5, 0xf6, 0xf7 },
259 /* surround41 */
Jerry Zhou9396d312010-09-21 14:44:51 +0800260 [0x09] = { 0x00, 0x11, 0x24, 0x35, 0x42, 0xf3, 0xf6, 0xf7 },
Wu Fengguang079d88c2010-03-08 10:44:23 +0800261 /* surround50 */
262 [0x0a] = { 0x00, 0x11, 0x24, 0x35, 0x43, 0xf2, 0xf6, 0xf7 },
263 /* surround51 */
264 [0x0b] = { 0x00, 0x11, 0x24, 0x35, 0x43, 0x52, 0xf6, 0xf7 },
265 /* 7.1 */
266 [0x13] = { 0x00, 0x11, 0x26, 0x37, 0x43, 0x52, 0x64, 0x75 },
267};
268
269/*
270 * This is an ordered list!
271 *
272 * The preceding ones have better chances to be selected by
Wu Fengguang53d7d692010-09-21 14:25:49 +0800273 * hdmi_channel_allocation().
Wu Fengguang079d88c2010-03-08 10:44:23 +0800274 */
275static struct cea_channel_speaker_allocation channel_allocations[] = {
276/* channel: 7 6 5 4 3 2 1 0 */
277{ .ca_index = 0x00, .speakers = { 0, 0, 0, 0, 0, 0, FR, FL } },
278 /* 2.1 */
279{ .ca_index = 0x01, .speakers = { 0, 0, 0, 0, 0, LFE, FR, FL } },
280 /* Dolby Surround */
281{ .ca_index = 0x02, .speakers = { 0, 0, 0, 0, FC, 0, FR, FL } },
282 /* surround40 */
283{ .ca_index = 0x08, .speakers = { 0, 0, RR, RL, 0, 0, FR, FL } },
284 /* surround41 */
285{ .ca_index = 0x09, .speakers = { 0, 0, RR, RL, 0, LFE, FR, FL } },
286 /* surround50 */
287{ .ca_index = 0x0a, .speakers = { 0, 0, RR, RL, FC, 0, FR, FL } },
288 /* surround51 */
289{ .ca_index = 0x0b, .speakers = { 0, 0, RR, RL, FC, LFE, FR, FL } },
290 /* 6.1 */
291{ .ca_index = 0x0f, .speakers = { 0, RC, RR, RL, FC, LFE, FR, FL } },
292 /* surround71 */
293{ .ca_index = 0x13, .speakers = { RRC, RLC, RR, RL, FC, LFE, FR, FL } },
294
295{ .ca_index = 0x03, .speakers = { 0, 0, 0, 0, FC, LFE, FR, FL } },
296{ .ca_index = 0x04, .speakers = { 0, 0, 0, RC, 0, 0, FR, FL } },
297{ .ca_index = 0x05, .speakers = { 0, 0, 0, RC, 0, LFE, FR, FL } },
298{ .ca_index = 0x06, .speakers = { 0, 0, 0, RC, FC, 0, FR, FL } },
299{ .ca_index = 0x07, .speakers = { 0, 0, 0, RC, FC, LFE, FR, FL } },
300{ .ca_index = 0x0c, .speakers = { 0, RC, RR, RL, 0, 0, FR, FL } },
301{ .ca_index = 0x0d, .speakers = { 0, RC, RR, RL, 0, LFE, FR, FL } },
302{ .ca_index = 0x0e, .speakers = { 0, RC, RR, RL, FC, 0, FR, FL } },
303{ .ca_index = 0x10, .speakers = { RRC, RLC, RR, RL, 0, 0, FR, FL } },
304{ .ca_index = 0x11, .speakers = { RRC, RLC, RR, RL, 0, LFE, FR, FL } },
305{ .ca_index = 0x12, .speakers = { RRC, RLC, RR, RL, FC, 0, FR, FL } },
306{ .ca_index = 0x14, .speakers = { FRC, FLC, 0, 0, 0, 0, FR, FL } },
307{ .ca_index = 0x15, .speakers = { FRC, FLC, 0, 0, 0, LFE, FR, FL } },
308{ .ca_index = 0x16, .speakers = { FRC, FLC, 0, 0, FC, 0, FR, FL } },
309{ .ca_index = 0x17, .speakers = { FRC, FLC, 0, 0, FC, LFE, FR, FL } },
310{ .ca_index = 0x18, .speakers = { FRC, FLC, 0, RC, 0, 0, FR, FL } },
311{ .ca_index = 0x19, .speakers = { FRC, FLC, 0, RC, 0, LFE, FR, FL } },
312{ .ca_index = 0x1a, .speakers = { FRC, FLC, 0, RC, FC, 0, FR, FL } },
313{ .ca_index = 0x1b, .speakers = { FRC, FLC, 0, RC, FC, LFE, FR, FL } },
314{ .ca_index = 0x1c, .speakers = { FRC, FLC, RR, RL, 0, 0, FR, FL } },
315{ .ca_index = 0x1d, .speakers = { FRC, FLC, RR, RL, 0, LFE, FR, FL } },
316{ .ca_index = 0x1e, .speakers = { FRC, FLC, RR, RL, FC, 0, FR, FL } },
317{ .ca_index = 0x1f, .speakers = { FRC, FLC, RR, RL, FC, LFE, FR, FL } },
318{ .ca_index = 0x20, .speakers = { 0, FCH, RR, RL, FC, 0, FR, FL } },
319{ .ca_index = 0x21, .speakers = { 0, FCH, RR, RL, FC, LFE, FR, FL } },
320{ .ca_index = 0x22, .speakers = { TC, 0, RR, RL, FC, 0, FR, FL } },
321{ .ca_index = 0x23, .speakers = { TC, 0, RR, RL, FC, LFE, FR, FL } },
322{ .ca_index = 0x24, .speakers = { FRH, FLH, RR, RL, 0, 0, FR, FL } },
323{ .ca_index = 0x25, .speakers = { FRH, FLH, RR, RL, 0, LFE, FR, FL } },
324{ .ca_index = 0x26, .speakers = { FRW, FLW, RR, RL, 0, 0, FR, FL } },
325{ .ca_index = 0x27, .speakers = { FRW, FLW, RR, RL, 0, LFE, FR, FL } },
326{ .ca_index = 0x28, .speakers = { TC, RC, RR, RL, FC, 0, FR, FL } },
327{ .ca_index = 0x29, .speakers = { TC, RC, RR, RL, FC, LFE, FR, FL } },
328{ .ca_index = 0x2a, .speakers = { FCH, RC, RR, RL, FC, 0, FR, FL } },
329{ .ca_index = 0x2b, .speakers = { FCH, RC, RR, RL, FC, LFE, FR, FL } },
330{ .ca_index = 0x2c, .speakers = { TC, FCH, RR, RL, FC, 0, FR, FL } },
331{ .ca_index = 0x2d, .speakers = { TC, FCH, RR, RL, FC, LFE, FR, FL } },
332{ .ca_index = 0x2e, .speakers = { FRH, FLH, RR, RL, FC, 0, FR, FL } },
333{ .ca_index = 0x2f, .speakers = { FRH, FLH, RR, RL, FC, LFE, FR, FL } },
334{ .ca_index = 0x30, .speakers = { FRW, FLW, RR, RL, FC, 0, FR, FL } },
335{ .ca_index = 0x31, .speakers = { FRW, FLW, RR, RL, FC, LFE, FR, FL } },
336};
337
338
339/*
340 * HDMI routines
341 */
342
Takashi Iwaibce0d2a2013-03-13 14:40:31 +0100343#define get_pin(spec, idx) \
344 ((struct hdmi_spec_per_pin *)snd_array_elem(&spec->pins, idx))
345#define get_cvt(spec, idx) \
346 ((struct hdmi_spec_per_cvt *)snd_array_elem(&spec->cvts, idx))
347#define get_pcm_rec(spec, idx) \
348 ((struct hda_pcm *)snd_array_elem(&spec->pcm_rec, idx))
349
Stephen Warren384a48d2011-06-01 11:14:21 -0600350static int pin_nid_to_pin_index(struct hdmi_spec *spec, hda_nid_t pin_nid)
Wu Fengguang079d88c2010-03-08 10:44:23 +0800351{
Stephen Warren384a48d2011-06-01 11:14:21 -0600352 int pin_idx;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800353
Stephen Warren384a48d2011-06-01 11:14:21 -0600354 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++)
Takashi Iwaibce0d2a2013-03-13 14:40:31 +0100355 if (get_pin(spec, pin_idx)->pin_nid == pin_nid)
Stephen Warren384a48d2011-06-01 11:14:21 -0600356 return pin_idx;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800357
Stephen Warren384a48d2011-06-01 11:14:21 -0600358 snd_printk(KERN_WARNING "HDMI: pin nid %d not registered\n", pin_nid);
359 return -EINVAL;
360}
361
362static int hinfo_to_pin_index(struct hdmi_spec *spec,
363 struct hda_pcm_stream *hinfo)
364{
365 int pin_idx;
366
367 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++)
Takashi Iwaibce0d2a2013-03-13 14:40:31 +0100368 if (get_pcm_rec(spec, pin_idx)->stream == hinfo)
Stephen Warren384a48d2011-06-01 11:14:21 -0600369 return pin_idx;
370
371 snd_printk(KERN_WARNING "HDMI: hinfo %p not registered\n", hinfo);
372 return -EINVAL;
373}
374
375static int cvt_nid_to_cvt_index(struct hdmi_spec *spec, hda_nid_t cvt_nid)
376{
377 int cvt_idx;
378
379 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++)
Takashi Iwaibce0d2a2013-03-13 14:40:31 +0100380 if (get_cvt(spec, cvt_idx)->cvt_nid == cvt_nid)
Stephen Warren384a48d2011-06-01 11:14:21 -0600381 return cvt_idx;
382
383 snd_printk(KERN_WARNING "HDMI: cvt nid %d not registered\n", cvt_nid);
Wu Fengguang079d88c2010-03-08 10:44:23 +0800384 return -EINVAL;
385}
386
Pierre-Louis Bossart14bc52b2011-09-30 16:35:41 -0500387static int hdmi_eld_ctl_info(struct snd_kcontrol *kcontrol,
388 struct snd_ctl_elem_info *uinfo)
389{
390 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
David Henningsson68e03de2013-02-19 16:11:23 +0100391 struct hdmi_spec *spec = codec->spec;
Takashi Iwaia4e9a382013-10-17 18:21:12 +0200392 struct hdmi_spec_per_pin *per_pin;
David Henningsson68e03de2013-02-19 16:11:23 +0100393 struct hdmi_eld *eld;
Pierre-Louis Bossart14bc52b2011-09-30 16:35:41 -0500394 int pin_idx;
395
Pierre-Louis Bossart14bc52b2011-09-30 16:35:41 -0500396 uinfo->type = SNDRV_CTL_ELEM_TYPE_BYTES;
397
398 pin_idx = kcontrol->private_value;
Takashi Iwaia4e9a382013-10-17 18:21:12 +0200399 per_pin = get_pin(spec, pin_idx);
400 eld = &per_pin->sink_eld;
David Henningsson68e03de2013-02-19 16:11:23 +0100401
Takashi Iwaia4e9a382013-10-17 18:21:12 +0200402 mutex_lock(&per_pin->lock);
David Henningsson68e03de2013-02-19 16:11:23 +0100403 uinfo->count = eld->eld_valid ? eld->eld_size : 0;
Takashi Iwaia4e9a382013-10-17 18:21:12 +0200404 mutex_unlock(&per_pin->lock);
Pierre-Louis Bossart14bc52b2011-09-30 16:35:41 -0500405
406 return 0;
407}
408
409static int hdmi_eld_ctl_get(struct snd_kcontrol *kcontrol,
410 struct snd_ctl_elem_value *ucontrol)
411{
412 struct hda_codec *codec = snd_kcontrol_chip(kcontrol);
David Henningsson68e03de2013-02-19 16:11:23 +0100413 struct hdmi_spec *spec = codec->spec;
Takashi Iwaia4e9a382013-10-17 18:21:12 +0200414 struct hdmi_spec_per_pin *per_pin;
David Henningsson68e03de2013-02-19 16:11:23 +0100415 struct hdmi_eld *eld;
Pierre-Louis Bossart14bc52b2011-09-30 16:35:41 -0500416 int pin_idx;
417
Pierre-Louis Bossart14bc52b2011-09-30 16:35:41 -0500418 pin_idx = kcontrol->private_value;
Takashi Iwaia4e9a382013-10-17 18:21:12 +0200419 per_pin = get_pin(spec, pin_idx);
420 eld = &per_pin->sink_eld;
Pierre-Louis Bossart14bc52b2011-09-30 16:35:41 -0500421
Takashi Iwaia4e9a382013-10-17 18:21:12 +0200422 mutex_lock(&per_pin->lock);
David Henningsson68e03de2013-02-19 16:11:23 +0100423 if (eld->eld_size > ARRAY_SIZE(ucontrol->value.bytes.data)) {
Takashi Iwaia4e9a382013-10-17 18:21:12 +0200424 mutex_unlock(&per_pin->lock);
David Henningsson68e03de2013-02-19 16:11:23 +0100425 snd_BUG();
426 return -EINVAL;
427 }
428
429 memset(ucontrol->value.bytes.data, 0,
430 ARRAY_SIZE(ucontrol->value.bytes.data));
431 if (eld->eld_valid)
432 memcpy(ucontrol->value.bytes.data, eld->eld_buffer,
433 eld->eld_size);
Takashi Iwaia4e9a382013-10-17 18:21:12 +0200434 mutex_unlock(&per_pin->lock);
Pierre-Louis Bossart14bc52b2011-09-30 16:35:41 -0500435
436 return 0;
437}
438
439static struct snd_kcontrol_new eld_bytes_ctl = {
440 .access = SNDRV_CTL_ELEM_ACCESS_READ | SNDRV_CTL_ELEM_ACCESS_VOLATILE,
441 .iface = SNDRV_CTL_ELEM_IFACE_PCM,
442 .name = "ELD",
443 .info = hdmi_eld_ctl_info,
444 .get = hdmi_eld_ctl_get,
445};
446
447static int hdmi_create_eld_ctl(struct hda_codec *codec, int pin_idx,
448 int device)
449{
450 struct snd_kcontrol *kctl;
451 struct hdmi_spec *spec = codec->spec;
452 int err;
453
454 kctl = snd_ctl_new1(&eld_bytes_ctl, codec);
455 if (!kctl)
456 return -ENOMEM;
457 kctl->private_value = pin_idx;
458 kctl->id.device = device;
459
Takashi Iwaibce0d2a2013-03-13 14:40:31 +0100460 err = snd_hda_ctl_add(codec, get_pin(spec, pin_idx)->pin_nid, kctl);
Pierre-Louis Bossart14bc52b2011-09-30 16:35:41 -0500461 if (err < 0)
462 return err;
463
Takashi Iwaibce0d2a2013-03-13 14:40:31 +0100464 get_pin(spec, pin_idx)->eld_ctl = kctl;
Pierre-Louis Bossart14bc52b2011-09-30 16:35:41 -0500465 return 0;
466}
467
Wu Fengguang079d88c2010-03-08 10:44:23 +0800468#ifdef BE_PARANOID
469static void hdmi_get_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
470 int *packet_index, int *byte_index)
471{
472 int val;
473
474 val = snd_hda_codec_read(codec, pin_nid, 0,
475 AC_VERB_GET_HDMI_DIP_INDEX, 0);
476
477 *packet_index = val >> 5;
478 *byte_index = val & 0x1f;
479}
480#endif
481
482static void hdmi_set_dip_index(struct hda_codec *codec, hda_nid_t pin_nid,
483 int packet_index, int byte_index)
484{
485 int val;
486
487 val = (packet_index << 5) | (byte_index & 0x1f);
488
489 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_INDEX, val);
490}
491
492static void hdmi_write_dip_byte(struct hda_codec *codec, hda_nid_t pin_nid,
493 unsigned char val)
494{
495 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_DATA, val);
496}
497
Stephen Warren384a48d2011-06-01 11:14:21 -0600498static void hdmi_init_pin(struct hda_codec *codec, hda_nid_t pin_nid)
Wu Fengguang079d88c2010-03-08 10:44:23 +0800499{
500 /* Unmute */
501 if (get_wcaps(codec, pin_nid) & AC_WCAP_OUT_AMP)
502 snd_hda_codec_write(codec, pin_nid, 0,
503 AC_VERB_SET_AMP_GAIN_MUTE, AMP_OUT_UNMUTE);
Takashi Iwai6169b672012-12-14 10:22:35 +0100504 /* Enable pin out: some machines with GM965 gets broken output when
505 * the pin is disabled or changed while using with HDMI
506 */
Wu Fengguang079d88c2010-03-08 10:44:23 +0800507 snd_hda_codec_write(codec, pin_nid, 0,
Takashi Iwai6169b672012-12-14 10:22:35 +0100508 AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT);
Wu Fengguang079d88c2010-03-08 10:44:23 +0800509}
510
Stephen Warren384a48d2011-06-01 11:14:21 -0600511static int hdmi_get_channel_count(struct hda_codec *codec, hda_nid_t cvt_nid)
Wu Fengguang079d88c2010-03-08 10:44:23 +0800512{
Stephen Warren384a48d2011-06-01 11:14:21 -0600513 return 1 + snd_hda_codec_read(codec, cvt_nid, 0,
Wu Fengguang079d88c2010-03-08 10:44:23 +0800514 AC_VERB_GET_CVT_CHAN_COUNT, 0);
515}
516
517static void hdmi_set_channel_count(struct hda_codec *codec,
Stephen Warren384a48d2011-06-01 11:14:21 -0600518 hda_nid_t cvt_nid, int chs)
Wu Fengguang079d88c2010-03-08 10:44:23 +0800519{
Stephen Warren384a48d2011-06-01 11:14:21 -0600520 if (chs != hdmi_get_channel_count(codec, cvt_nid))
521 snd_hda_codec_write(codec, cvt_nid, 0,
Wu Fengguang079d88c2010-03-08 10:44:23 +0800522 AC_VERB_SET_CVT_CHAN_COUNT, chs - 1);
523}
524
Takashi Iwaia4e9a382013-10-17 18:21:12 +0200525/*
526 * ELD proc files
527 */
528
529#ifdef CONFIG_PROC_FS
530static void print_eld_info(struct snd_info_entry *entry,
531 struct snd_info_buffer *buffer)
532{
533 struct hdmi_spec_per_pin *per_pin = entry->private_data;
534
535 mutex_lock(&per_pin->lock);
536 snd_hdmi_print_eld_info(&per_pin->sink_eld, buffer);
537 mutex_unlock(&per_pin->lock);
538}
539
540static void write_eld_info(struct snd_info_entry *entry,
541 struct snd_info_buffer *buffer)
542{
543 struct hdmi_spec_per_pin *per_pin = entry->private_data;
544
545 mutex_lock(&per_pin->lock);
546 snd_hdmi_write_eld_info(&per_pin->sink_eld, buffer);
547 mutex_unlock(&per_pin->lock);
548}
549
550static int eld_proc_new(struct hdmi_spec_per_pin *per_pin, int index)
551{
552 char name[32];
553 struct hda_codec *codec = per_pin->codec;
554 struct snd_info_entry *entry;
555 int err;
556
557 snprintf(name, sizeof(name), "eld#%d.%d", codec->addr, index);
558 err = snd_card_proc_new(codec->bus->card, name, &entry);
559 if (err < 0)
560 return err;
561
562 snd_info_set_text_ops(entry, per_pin, print_eld_info);
563 entry->c.text.write = write_eld_info;
564 entry->mode |= S_IWUSR;
565 per_pin->proc_entry = entry;
566
567 return 0;
568}
569
570static void eld_proc_free(struct hdmi_spec_per_pin *per_pin)
571{
572 if (!per_pin->codec->bus->shutdown && per_pin->proc_entry) {
573 snd_device_free(per_pin->codec->bus->card, per_pin->proc_entry);
574 per_pin->proc_entry = NULL;
575 }
576}
577#else
Takashi Iwaib55447a2013-10-21 16:31:45 +0200578static inline int eld_proc_new(struct hdmi_spec_per_pin *per_pin,
579 int index)
Takashi Iwaia4e9a382013-10-17 18:21:12 +0200580{
581 return 0;
582}
Takashi Iwaib55447a2013-10-21 16:31:45 +0200583static inline void eld_proc_free(struct hdmi_spec_per_pin *per_pin)
Takashi Iwaia4e9a382013-10-17 18:21:12 +0200584{
585}
586#endif
Wu Fengguang079d88c2010-03-08 10:44:23 +0800587
588/*
589 * Channel mapping routines
590 */
591
592/*
593 * Compute derived values in channel_allocations[].
594 */
595static void init_channel_allocations(void)
596{
597 int i, j;
598 struct cea_channel_speaker_allocation *p;
599
600 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
601 p = channel_allocations + i;
602 p->channels = 0;
603 p->spk_mask = 0;
604 for (j = 0; j < ARRAY_SIZE(p->speakers); j++)
605 if (p->speakers[j]) {
606 p->channels++;
607 p->spk_mask |= p->speakers[j];
608 }
609 }
610}
611
Wang Xingchao72357c72012-09-06 10:02:36 +0800612static int get_channel_allocation_order(int ca)
613{
614 int i;
615
616 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
617 if (channel_allocations[i].ca_index == ca)
618 break;
619 }
620 return i;
621}
622
Wu Fengguang079d88c2010-03-08 10:44:23 +0800623/*
624 * The transformation takes two steps:
625 *
626 * eld->spk_alloc => (eld_speaker_allocation_bits[]) => spk_mask
627 * spk_mask => (channel_allocations[]) => ai->CA
628 *
629 * TODO: it could select the wrong CA from multiple candidates.
630*/
Stephen Warren384a48d2011-06-01 11:14:21 -0600631static int hdmi_channel_allocation(struct hdmi_eld *eld, int channels)
Wu Fengguang079d88c2010-03-08 10:44:23 +0800632{
Wu Fengguang079d88c2010-03-08 10:44:23 +0800633 int i;
Wu Fengguang53d7d692010-09-21 14:25:49 +0800634 int ca = 0;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800635 int spk_mask = 0;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800636 char buf[SND_PRINT_CHANNEL_ALLOCATION_ADVISED_BUFSIZE];
637
638 /*
639 * CA defaults to 0 for basic stereo audio
640 */
641 if (channels <= 2)
642 return 0;
643
Wu Fengguang079d88c2010-03-08 10:44:23 +0800644 /*
645 * expand ELD's speaker allocation mask
646 *
647 * ELD tells the speaker mask in a compact(paired) form,
648 * expand ELD's notions to match the ones used by Audio InfoFrame.
649 */
650 for (i = 0; i < ARRAY_SIZE(eld_speaker_allocation_bits); i++) {
David Henningsson1613d6b2013-02-19 16:11:24 +0100651 if (eld->info.spk_alloc & (1 << i))
Wu Fengguang079d88c2010-03-08 10:44:23 +0800652 spk_mask |= eld_speaker_allocation_bits[i];
653 }
654
655 /* search for the first working match in the CA table */
656 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
657 if (channels == channel_allocations[i].channels &&
658 (spk_mask & channel_allocations[i].spk_mask) ==
659 channel_allocations[i].spk_mask) {
Wu Fengguang53d7d692010-09-21 14:25:49 +0800660 ca = channel_allocations[i].ca_index;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800661 break;
662 }
663 }
664
Anssi Hannula18e39182013-09-01 14:36:47 +0300665 if (!ca) {
666 /* if there was no match, select the regular ALSA channel
667 * allocation with the matching number of channels */
668 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
669 if (channels == channel_allocations[i].channels) {
670 ca = channel_allocations[i].ca_index;
671 break;
672 }
673 }
674 }
675
David Henningsson1613d6b2013-02-19 16:11:24 +0100676 snd_print_channel_allocation(eld->info.spk_alloc, buf, sizeof(buf));
Wu Fengguang2abbf432010-03-08 10:45:38 +0800677 snd_printdd("HDMI: select CA 0x%x for %d-channel allocation: %s\n",
Wu Fengguang53d7d692010-09-21 14:25:49 +0800678 ca, channels, buf);
Wu Fengguang079d88c2010-03-08 10:44:23 +0800679
Wu Fengguang53d7d692010-09-21 14:25:49 +0800680 return ca;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800681}
682
683static void hdmi_debug_channel_mapping(struct hda_codec *codec,
684 hda_nid_t pin_nid)
685{
686#ifdef CONFIG_SND_DEBUG_VERBOSE
Anssi Hannula307229d2013-10-24 21:10:34 +0300687 struct hdmi_spec *spec = codec->spec;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800688 int i;
Anssi Hannula307229d2013-10-24 21:10:34 +0300689 int channel;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800690
691 for (i = 0; i < 8; i++) {
Anssi Hannula307229d2013-10-24 21:10:34 +0300692 channel = spec->ops.pin_get_slot_channel(codec, pin_nid, i);
Wu Fengguang079d88c2010-03-08 10:44:23 +0800693 printk(KERN_DEBUG "HDMI: ASP channel %d => slot %d\n",
Anssi Hannula307229d2013-10-24 21:10:34 +0300694 channel, i);
Wu Fengguang079d88c2010-03-08 10:44:23 +0800695 }
696#endif
697}
698
Takashi Iwaid45e6882012-07-31 11:36:00 +0200699static void hdmi_std_setup_channel_mapping(struct hda_codec *codec,
Wu Fengguang079d88c2010-03-08 10:44:23 +0800700 hda_nid_t pin_nid,
Wang Xingchao433968d2012-09-06 10:02:37 +0800701 bool non_pcm,
Wu Fengguang53d7d692010-09-21 14:25:49 +0800702 int ca)
Wu Fengguang079d88c2010-03-08 10:44:23 +0800703{
Anssi Hannula307229d2013-10-24 21:10:34 +0300704 struct hdmi_spec *spec = codec->spec;
Anssi Hannula90f28002013-10-05 02:25:39 +0300705 struct cea_channel_speaker_allocation *ch_alloc;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800706 int i;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800707 int err;
Wang Xingchao72357c72012-09-06 10:02:36 +0800708 int order;
Wang Xingchao433968d2012-09-06 10:02:37 +0800709 int non_pcm_mapping[8];
Wu Fengguang079d88c2010-03-08 10:44:23 +0800710
Wang Xingchao72357c72012-09-06 10:02:36 +0800711 order = get_channel_allocation_order(ca);
Anssi Hannula90f28002013-10-05 02:25:39 +0300712 ch_alloc = &channel_allocations[order];
Wang Xingchao433968d2012-09-06 10:02:37 +0800713
Wu Fengguang079d88c2010-03-08 10:44:23 +0800714 if (hdmi_channel_mapping[ca][1] == 0) {
Anssi Hannula90f28002013-10-05 02:25:39 +0300715 int hdmi_slot = 0;
716 /* fill actual channel mappings in ALSA channel (i) order */
717 for (i = 0; i < ch_alloc->channels; i++) {
718 while (!ch_alloc->speakers[7 - hdmi_slot] && !WARN_ON(hdmi_slot >= 8))
719 hdmi_slot++; /* skip zero slots */
720
721 hdmi_channel_mapping[ca][i] = (i << 4) | hdmi_slot++;
722 }
723 /* fill the rest of the slots with ALSA channel 0xf */
724 for (hdmi_slot = 0; hdmi_slot < 8; hdmi_slot++)
725 if (!ch_alloc->speakers[7 - hdmi_slot])
726 hdmi_channel_mapping[ca][i++] = (0xf << 4) | hdmi_slot;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800727 }
728
Wang Xingchao433968d2012-09-06 10:02:37 +0800729 if (non_pcm) {
Anssi Hannula90f28002013-10-05 02:25:39 +0300730 for (i = 0; i < ch_alloc->channels; i++)
Anssi Hannula11f7c522013-10-05 02:25:41 +0300731 non_pcm_mapping[i] = (i << 4) | i;
Wang Xingchao433968d2012-09-06 10:02:37 +0800732 for (; i < 8; i++)
Anssi Hannula11f7c522013-10-05 02:25:41 +0300733 non_pcm_mapping[i] = (0xf << 4) | i;
Wang Xingchao433968d2012-09-06 10:02:37 +0800734 }
735
Wu Fengguang079d88c2010-03-08 10:44:23 +0800736 for (i = 0; i < 8; i++) {
Anssi Hannula307229d2013-10-24 21:10:34 +0300737 int slotsetup = non_pcm ? non_pcm_mapping[i] : hdmi_channel_mapping[ca][i];
738 int hdmi_slot = slotsetup & 0x0f;
739 int channel = (slotsetup & 0xf0) >> 4;
740 err = spec->ops.pin_set_slot_channel(codec, pin_nid, hdmi_slot, channel);
Wu Fengguang079d88c2010-03-08 10:44:23 +0800741 if (err) {
Wu Fengguang2abbf432010-03-08 10:45:38 +0800742 snd_printdd(KERN_NOTICE
743 "HDMI: channel mapping failed\n");
Wu Fengguang079d88c2010-03-08 10:44:23 +0800744 break;
745 }
746 }
Wu Fengguang079d88c2010-03-08 10:44:23 +0800747}
748
Takashi Iwaid45e6882012-07-31 11:36:00 +0200749struct channel_map_table {
750 unsigned char map; /* ALSA API channel map position */
Takashi Iwaid45e6882012-07-31 11:36:00 +0200751 int spk_mask; /* speaker position bit mask */
752};
753
754static struct channel_map_table map_tables[] = {
Anssi Hannulaa5b7d512013-10-05 02:25:42 +0300755 { SNDRV_CHMAP_FL, FL },
756 { SNDRV_CHMAP_FR, FR },
757 { SNDRV_CHMAP_RL, RL },
758 { SNDRV_CHMAP_RR, RR },
759 { SNDRV_CHMAP_LFE, LFE },
760 { SNDRV_CHMAP_FC, FC },
761 { SNDRV_CHMAP_RLC, RLC },
762 { SNDRV_CHMAP_RRC, RRC },
763 { SNDRV_CHMAP_RC, RC },
764 { SNDRV_CHMAP_FLC, FLC },
765 { SNDRV_CHMAP_FRC, FRC },
Anssi Hannula94908a32013-11-10 21:24:04 +0200766 { SNDRV_CHMAP_TFL, FLH },
767 { SNDRV_CHMAP_TFR, FRH },
Anssi Hannulaa5b7d512013-10-05 02:25:42 +0300768 { SNDRV_CHMAP_FLW, FLW },
769 { SNDRV_CHMAP_FRW, FRW },
770 { SNDRV_CHMAP_TC, TC },
Anssi Hannula94908a32013-11-10 21:24:04 +0200771 { SNDRV_CHMAP_TFC, FCH },
Takashi Iwaid45e6882012-07-31 11:36:00 +0200772 {} /* terminator */
773};
774
775/* from ALSA API channel position to speaker bit mask */
776static int to_spk_mask(unsigned char c)
777{
778 struct channel_map_table *t = map_tables;
779 for (; t->map; t++) {
780 if (t->map == c)
781 return t->spk_mask;
782 }
783 return 0;
784}
785
786/* from ALSA API channel position to CEA slot */
Anssi Hannulaa5b7d512013-10-05 02:25:42 +0300787static int to_cea_slot(int ordered_ca, unsigned char pos)
Takashi Iwaid45e6882012-07-31 11:36:00 +0200788{
Anssi Hannulaa5b7d512013-10-05 02:25:42 +0300789 int mask = to_spk_mask(pos);
790 int i;
Takashi Iwaid45e6882012-07-31 11:36:00 +0200791
Anssi Hannulaa5b7d512013-10-05 02:25:42 +0300792 if (mask) {
793 for (i = 0; i < 8; i++) {
794 if (channel_allocations[ordered_ca].speakers[7 - i] == mask)
795 return i;
796 }
Takashi Iwaid45e6882012-07-31 11:36:00 +0200797 }
Anssi Hannulaa5b7d512013-10-05 02:25:42 +0300798
799 return -1;
Takashi Iwaid45e6882012-07-31 11:36:00 +0200800}
801
802/* from speaker bit mask to ALSA API channel position */
803static int spk_to_chmap(int spk)
804{
805 struct channel_map_table *t = map_tables;
806 for (; t->map; t++) {
807 if (t->spk_mask == spk)
808 return t->map;
809 }
810 return 0;
811}
812
Anssi Hannulaa5b7d512013-10-05 02:25:42 +0300813/* from CEA slot to ALSA API channel position */
814static int from_cea_slot(int ordered_ca, unsigned char slot)
815{
816 int mask = channel_allocations[ordered_ca].speakers[7 - slot];
817
818 return spk_to_chmap(mask);
819}
820
Takashi Iwaid45e6882012-07-31 11:36:00 +0200821/* get the CA index corresponding to the given ALSA API channel map */
822static int hdmi_manual_channel_allocation(int chs, unsigned char *map)
823{
824 int i, spks = 0, spk_mask = 0;
825
826 for (i = 0; i < chs; i++) {
827 int mask = to_spk_mask(map[i]);
828 if (mask) {
829 spk_mask |= mask;
830 spks++;
831 }
832 }
833
834 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++) {
835 if ((chs == channel_allocations[i].channels ||
836 spks == channel_allocations[i].channels) &&
837 (spk_mask & channel_allocations[i].spk_mask) ==
838 channel_allocations[i].spk_mask)
839 return channel_allocations[i].ca_index;
840 }
841 return -1;
842}
843
844/* set up the channel slots for the given ALSA API channel map */
845static int hdmi_manual_setup_channel_mapping(struct hda_codec *codec,
846 hda_nid_t pin_nid,
Anssi Hannulaa5b7d512013-10-05 02:25:42 +0300847 int chs, unsigned char *map,
848 int ca)
Takashi Iwaid45e6882012-07-31 11:36:00 +0200849{
Anssi Hannula307229d2013-10-24 21:10:34 +0300850 struct hdmi_spec *spec = codec->spec;
Anssi Hannulaa5b7d512013-10-05 02:25:42 +0300851 int ordered_ca = get_channel_allocation_order(ca);
Anssi Hannula11f7c522013-10-05 02:25:41 +0300852 int alsa_pos, hdmi_slot;
853 int assignments[8] = {[0 ... 7] = 0xf};
854
855 for (alsa_pos = 0; alsa_pos < chs; alsa_pos++) {
856
Anssi Hannulaa5b7d512013-10-05 02:25:42 +0300857 hdmi_slot = to_cea_slot(ordered_ca, map[alsa_pos]);
Anssi Hannula11f7c522013-10-05 02:25:41 +0300858
859 if (hdmi_slot < 0)
860 continue; /* unassigned channel */
861
862 assignments[hdmi_slot] = alsa_pos;
863 }
864
865 for (hdmi_slot = 0; hdmi_slot < 8; hdmi_slot++) {
Anssi Hannula307229d2013-10-24 21:10:34 +0300866 int err;
Anssi Hannula11f7c522013-10-05 02:25:41 +0300867
Anssi Hannula307229d2013-10-24 21:10:34 +0300868 err = spec->ops.pin_set_slot_channel(codec, pin_nid, hdmi_slot,
869 assignments[hdmi_slot]);
Takashi Iwaid45e6882012-07-31 11:36:00 +0200870 if (err)
871 return -EINVAL;
872 }
873 return 0;
874}
875
876/* store ALSA API channel map from the current default map */
877static void hdmi_setup_fake_chmap(unsigned char *map, int ca)
878{
879 int i;
Anssi Hannula56cac412013-10-05 02:25:38 +0300880 int ordered_ca = get_channel_allocation_order(ca);
Takashi Iwaid45e6882012-07-31 11:36:00 +0200881 for (i = 0; i < 8; i++) {
Anssi Hannula56cac412013-10-05 02:25:38 +0300882 if (i < channel_allocations[ordered_ca].channels)
Anssi Hannulaa5b7d512013-10-05 02:25:42 +0300883 map[i] = from_cea_slot(ordered_ca, hdmi_channel_mapping[ca][i] & 0x0f);
Takashi Iwaid45e6882012-07-31 11:36:00 +0200884 else
885 map[i] = 0;
886 }
887}
888
889static void hdmi_setup_channel_mapping(struct hda_codec *codec,
890 hda_nid_t pin_nid, bool non_pcm, int ca,
Anssi Hannula20608732013-02-03 17:55:45 +0200891 int channels, unsigned char *map,
892 bool chmap_set)
Takashi Iwaid45e6882012-07-31 11:36:00 +0200893{
Anssi Hannula20608732013-02-03 17:55:45 +0200894 if (!non_pcm && chmap_set) {
Takashi Iwaid45e6882012-07-31 11:36:00 +0200895 hdmi_manual_setup_channel_mapping(codec, pin_nid,
Anssi Hannulaa5b7d512013-10-05 02:25:42 +0300896 channels, map, ca);
Takashi Iwaid45e6882012-07-31 11:36:00 +0200897 } else {
898 hdmi_std_setup_channel_mapping(codec, pin_nid, non_pcm, ca);
899 hdmi_setup_fake_chmap(map, ca);
900 }
Anssi Hannula980b2492013-10-05 02:25:44 +0300901
902 hdmi_debug_channel_mapping(codec, pin_nid);
Takashi Iwaid45e6882012-07-31 11:36:00 +0200903}
Wu Fengguang079d88c2010-03-08 10:44:23 +0800904
Anssi Hannula307229d2013-10-24 21:10:34 +0300905static int hdmi_pin_set_slot_channel(struct hda_codec *codec, hda_nid_t pin_nid,
906 int asp_slot, int channel)
907{
908 return snd_hda_codec_write(codec, pin_nid, 0,
909 AC_VERB_SET_HDMI_CHAN_SLOT,
910 (channel << 4) | asp_slot);
911}
912
913static int hdmi_pin_get_slot_channel(struct hda_codec *codec, hda_nid_t pin_nid,
914 int asp_slot)
915{
916 return (snd_hda_codec_read(codec, pin_nid, 0,
917 AC_VERB_GET_HDMI_CHAN_SLOT,
918 asp_slot) & 0xf0) >> 4;
919}
920
Wu Fengguang079d88c2010-03-08 10:44:23 +0800921/*
922 * Audio InfoFrame routines
923 */
924
925/*
926 * Enable Audio InfoFrame Transmission
927 */
928static void hdmi_start_infoframe_trans(struct hda_codec *codec,
929 hda_nid_t pin_nid)
930{
931 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
932 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
933 AC_DIPXMIT_BEST);
934}
935
936/*
937 * Disable Audio InfoFrame Transmission
938 */
939static void hdmi_stop_infoframe_trans(struct hda_codec *codec,
940 hda_nid_t pin_nid)
941{
942 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
943 snd_hda_codec_write(codec, pin_nid, 0, AC_VERB_SET_HDMI_DIP_XMIT,
944 AC_DIPXMIT_DISABLE);
945}
946
947static void hdmi_debug_dip_size(struct hda_codec *codec, hda_nid_t pin_nid)
948{
949#ifdef CONFIG_SND_DEBUG_VERBOSE
950 int i;
951 int size;
952
953 size = snd_hdmi_get_eld_size(codec, pin_nid);
954 printk(KERN_DEBUG "HDMI: ELD buf size is %d\n", size);
955
956 for (i = 0; i < 8; i++) {
957 size = snd_hda_codec_read(codec, pin_nid, 0,
958 AC_VERB_GET_HDMI_DIP_SIZE, i);
959 printk(KERN_DEBUG "HDMI: DIP GP[%d] buf size is %d\n", i, size);
960 }
961#endif
962}
963
964static void hdmi_clear_dip_buffers(struct hda_codec *codec, hda_nid_t pin_nid)
965{
966#ifdef BE_PARANOID
967 int i, j;
968 int size;
969 int pi, bi;
970 for (i = 0; i < 8; i++) {
971 size = snd_hda_codec_read(codec, pin_nid, 0,
972 AC_VERB_GET_HDMI_DIP_SIZE, i);
973 if (size == 0)
974 continue;
975
976 hdmi_set_dip_index(codec, pin_nid, i, 0x0);
977 for (j = 1; j < 1000; j++) {
978 hdmi_write_dip_byte(codec, pin_nid, 0x0);
979 hdmi_get_dip_index(codec, pin_nid, &pi, &bi);
980 if (pi != i)
981 snd_printd(KERN_INFO "dip index %d: %d != %d\n",
982 bi, pi, i);
983 if (bi == 0) /* byte index wrapped around */
984 break;
985 }
986 snd_printd(KERN_INFO
987 "HDMI: DIP GP[%d] buf reported size=%d, written=%d\n",
988 i, size, j);
989 }
990#endif
991}
992
Wu Fengguang53d7d692010-09-21 14:25:49 +0800993static void hdmi_checksum_audio_infoframe(struct hdmi_audio_infoframe *hdmi_ai)
Wu Fengguang079d88c2010-03-08 10:44:23 +0800994{
Wu Fengguang53d7d692010-09-21 14:25:49 +0800995 u8 *bytes = (u8 *)hdmi_ai;
Wu Fengguang079d88c2010-03-08 10:44:23 +0800996 u8 sum = 0;
997 int i;
998
Wu Fengguang53d7d692010-09-21 14:25:49 +0800999 hdmi_ai->checksum = 0;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001000
Wu Fengguang53d7d692010-09-21 14:25:49 +08001001 for (i = 0; i < sizeof(*hdmi_ai); i++)
Wu Fengguang079d88c2010-03-08 10:44:23 +08001002 sum += bytes[i];
1003
Wu Fengguang53d7d692010-09-21 14:25:49 +08001004 hdmi_ai->checksum = -sum;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001005}
1006
1007static void hdmi_fill_audio_infoframe(struct hda_codec *codec,
1008 hda_nid_t pin_nid,
Wu Fengguang53d7d692010-09-21 14:25:49 +08001009 u8 *dip, int size)
Wu Fengguang079d88c2010-03-08 10:44:23 +08001010{
Wu Fengguang079d88c2010-03-08 10:44:23 +08001011 int i;
1012
1013 hdmi_debug_dip_size(codec, pin_nid);
1014 hdmi_clear_dip_buffers(codec, pin_nid); /* be paranoid */
1015
Wu Fengguang079d88c2010-03-08 10:44:23 +08001016 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
Wu Fengguang53d7d692010-09-21 14:25:49 +08001017 for (i = 0; i < size; i++)
1018 hdmi_write_dip_byte(codec, pin_nid, dip[i]);
Wu Fengguang079d88c2010-03-08 10:44:23 +08001019}
1020
1021static bool hdmi_infoframe_uptodate(struct hda_codec *codec, hda_nid_t pin_nid,
Wu Fengguang53d7d692010-09-21 14:25:49 +08001022 u8 *dip, int size)
Wu Fengguang079d88c2010-03-08 10:44:23 +08001023{
Wu Fengguang079d88c2010-03-08 10:44:23 +08001024 u8 val;
1025 int i;
1026
1027 if (snd_hda_codec_read(codec, pin_nid, 0, AC_VERB_GET_HDMI_DIP_XMIT, 0)
1028 != AC_DIPXMIT_BEST)
1029 return false;
1030
1031 hdmi_set_dip_index(codec, pin_nid, 0x0, 0x0);
Wu Fengguang53d7d692010-09-21 14:25:49 +08001032 for (i = 0; i < size; i++) {
Wu Fengguang079d88c2010-03-08 10:44:23 +08001033 val = snd_hda_codec_read(codec, pin_nid, 0,
1034 AC_VERB_GET_HDMI_DIP_DATA, 0);
Wu Fengguang53d7d692010-09-21 14:25:49 +08001035 if (val != dip[i])
Wu Fengguang079d88c2010-03-08 10:44:23 +08001036 return false;
1037 }
1038
1039 return true;
1040}
1041
Anssi Hannula307229d2013-10-24 21:10:34 +03001042static void hdmi_pin_setup_infoframe(struct hda_codec *codec,
1043 hda_nid_t pin_nid,
1044 int ca, int active_channels,
1045 int conn_type)
1046{
1047 union audio_infoframe ai;
1048
1049 if (conn_type == 0) { /* HDMI */
1050 struct hdmi_audio_infoframe *hdmi_ai = &ai.hdmi;
1051
1052 hdmi_ai->type = 0x84;
1053 hdmi_ai->ver = 0x01;
1054 hdmi_ai->len = 0x0a;
1055 hdmi_ai->CC02_CT47 = active_channels - 1;
1056 hdmi_ai->CA = ca;
1057 hdmi_checksum_audio_infoframe(hdmi_ai);
1058 } else if (conn_type == 1) { /* DisplayPort */
1059 struct dp_audio_infoframe *dp_ai = &ai.dp;
1060
1061 dp_ai->type = 0x84;
1062 dp_ai->len = 0x1b;
1063 dp_ai->ver = 0x11 << 2;
1064 dp_ai->CC02_CT47 = active_channels - 1;
1065 dp_ai->CA = ca;
1066 } else {
1067 snd_printd("HDMI: unknown connection type at pin %d\n",
1068 pin_nid);
1069 return;
1070 }
1071
1072 /*
1073 * sizeof(ai) is used instead of sizeof(*hdmi_ai) or
1074 * sizeof(*dp_ai) to avoid partial match/update problems when
1075 * the user switches between HDMI/DP monitors.
1076 */
1077 if (!hdmi_infoframe_uptodate(codec, pin_nid, ai.bytes,
1078 sizeof(ai))) {
1079 snd_printdd("hdmi_pin_setup_infoframe: "
1080 "pin=%d channels=%d ca=0x%02x\n",
1081 pin_nid,
1082 active_channels, ca);
1083 hdmi_stop_infoframe_trans(codec, pin_nid);
1084 hdmi_fill_audio_infoframe(codec, pin_nid,
1085 ai.bytes, sizeof(ai));
1086 hdmi_start_infoframe_trans(codec, pin_nid);
1087 }
1088}
1089
Takashi Iwaib0540872013-09-02 12:33:02 +02001090static void hdmi_setup_audio_infoframe(struct hda_codec *codec,
1091 struct hdmi_spec_per_pin *per_pin,
1092 bool non_pcm)
Wu Fengguang079d88c2010-03-08 10:44:23 +08001093{
Anssi Hannula307229d2013-10-24 21:10:34 +03001094 struct hdmi_spec *spec = codec->spec;
Stephen Warren384a48d2011-06-01 11:14:21 -06001095 hda_nid_t pin_nid = per_pin->pin_nid;
Takashi Iwaib0540872013-09-02 12:33:02 +02001096 int channels = per_pin->channels;
Anssi Hannula1df5a062013-10-05 02:25:40 +03001097 int active_channels;
Stephen Warren384a48d2011-06-01 11:14:21 -06001098 struct hdmi_eld *eld;
Anssi Hannula1df5a062013-10-05 02:25:40 +03001099 int ca, ordered_ca;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001100
Takashi Iwaib0540872013-09-02 12:33:02 +02001101 if (!channels)
1102 return;
1103
Mengdong Lin58f7d282013-09-04 16:37:12 -04001104 if (is_haswell(codec))
1105 snd_hda_codec_write(codec, pin_nid, 0,
1106 AC_VERB_SET_AMP_GAIN_MUTE,
1107 AMP_OUT_UNMUTE);
1108
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001109 eld = &per_pin->sink_eld;
Stephen Warren384a48d2011-06-01 11:14:21 -06001110 if (!eld->monitor_present)
1111 return;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001112
Takashi Iwaid45e6882012-07-31 11:36:00 +02001113 if (!non_pcm && per_pin->chmap_set)
1114 ca = hdmi_manual_channel_allocation(channels, per_pin->chmap);
1115 else
1116 ca = hdmi_channel_allocation(eld, channels);
1117 if (ca < 0)
1118 ca = 0;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001119
Anssi Hannula1df5a062013-10-05 02:25:40 +03001120 ordered_ca = get_channel_allocation_order(ca);
1121 active_channels = channel_allocations[ordered_ca].channels;
1122
1123 hdmi_set_channel_count(codec, per_pin->cvt_nid, active_channels);
1124
Stephen Warren384a48d2011-06-01 11:14:21 -06001125 /*
Anssi Hannula39edac72013-10-07 19:24:52 +03001126 * always configure channel mapping, it may have been changed by the
1127 * user in the meantime
1128 */
1129 hdmi_setup_channel_mapping(codec, pin_nid, non_pcm, ca,
1130 channels, per_pin->chmap,
1131 per_pin->chmap_set);
1132
Anssi Hannula307229d2013-10-24 21:10:34 +03001133 spec->ops.pin_setup_infoframe(codec, pin_nid, ca, active_channels,
1134 eld->info.conn_type);
Wang Xingchao433968d2012-09-06 10:02:37 +08001135
Takashi Iwai1a6003b2012-09-06 17:42:08 +02001136 per_pin->non_pcm = non_pcm;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001137}
1138
Wu Fengguang079d88c2010-03-08 10:44:23 +08001139/*
1140 * Unsolicited events
1141 */
1142
Takashi Iwaiefe47102013-11-07 13:38:23 +01001143static bool hdmi_present_sense(struct hdmi_spec_per_pin *per_pin, int repoll);
Takashi Iwai38faddb2010-07-28 14:21:55 +02001144
David Henningsson20ce9022013-12-04 10:19:41 +08001145static void jack_callback(struct hda_codec *codec, struct hda_jack_tbl *jack)
Wu Fengguang079d88c2010-03-08 10:44:23 +08001146{
1147 struct hdmi_spec *spec = codec->spec;
David Henningsson20ce9022013-12-04 10:19:41 +08001148 int pin_idx = pin_nid_to_pin_index(spec, jack->nid);
1149 if (pin_idx < 0)
1150 return;
1151
1152 if (hdmi_present_sense(get_pin(spec, pin_idx), 1))
1153 snd_hda_jack_report_sync(codec);
1154}
1155
1156static void hdmi_intrinsic_event(struct hda_codec *codec, unsigned int res)
1157{
Takashi Iwai3a938972011-10-28 01:16:55 +02001158 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
Takashi Iwai3a938972011-10-28 01:16:55 +02001159 struct hda_jack_tbl *jack;
Mengdong Lin2e59e5a2013-08-26 21:35:49 -04001160 int dev_entry = (res & AC_UNSOL_RES_DE) >> AC_UNSOL_RES_DE_SHIFT;
Takashi Iwai3a938972011-10-28 01:16:55 +02001161
1162 jack = snd_hda_jack_tbl_get_from_tag(codec, tag);
1163 if (!jack)
1164 return;
Takashi Iwai3a938972011-10-28 01:16:55 +02001165 jack->jack_dirty = 1;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001166
Fengguang Wufae3d882012-04-10 17:00:35 +08001167 _snd_printd(SND_PR_VERBOSE,
Mengdong Lin2e59e5a2013-08-26 21:35:49 -04001168 "HDMI hot plug event: Codec=%d Pin=%d Device=%d Inactive=%d Presence_Detect=%d ELD_Valid=%d\n",
David Henningsson20ce9022013-12-04 10:19:41 +08001169 codec->addr, jack->nid, dev_entry, !!(res & AC_UNSOL_RES_IA),
Fengguang Wufae3d882012-04-10 17:00:35 +08001170 !!(res & AC_UNSOL_RES_PD), !!(res & AC_UNSOL_RES_ELDV));
Wu Fengguang079d88c2010-03-08 10:44:23 +08001171
David Henningsson20ce9022013-12-04 10:19:41 +08001172 jack_callback(codec, jack);
Wu Fengguang079d88c2010-03-08 10:44:23 +08001173}
1174
1175static void hdmi_non_intrinsic_event(struct hda_codec *codec, unsigned int res)
1176{
1177 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
1178 int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
1179 int cp_state = !!(res & AC_UNSOL_RES_CP_STATE);
1180 int cp_ready = !!(res & AC_UNSOL_RES_CP_READY);
1181
1182 printk(KERN_INFO
Takashi Iwaie9ea8e82012-06-21 11:41:05 +02001183 "HDMI CP event: CODEC=%d TAG=%d SUBTAG=0x%x CP_STATE=%d CP_READY=%d\n",
Stephen Warren384a48d2011-06-01 11:14:21 -06001184 codec->addr,
Wu Fengguang079d88c2010-03-08 10:44:23 +08001185 tag,
1186 subtag,
1187 cp_state,
1188 cp_ready);
1189
1190 /* TODO */
1191 if (cp_state)
1192 ;
1193 if (cp_ready)
1194 ;
1195}
1196
1197
1198static void hdmi_unsol_event(struct hda_codec *codec, unsigned int res)
1199{
Wu Fengguang079d88c2010-03-08 10:44:23 +08001200 int tag = res >> AC_UNSOL_RES_TAG_SHIFT;
1201 int subtag = (res & AC_UNSOL_RES_SUBTAG) >> AC_UNSOL_RES_SUBTAG_SHIFT;
1202
Takashi Iwai3a938972011-10-28 01:16:55 +02001203 if (!snd_hda_jack_tbl_get_from_tag(codec, tag)) {
Wu Fengguang079d88c2010-03-08 10:44:23 +08001204 snd_printd(KERN_INFO "Unexpected HDMI event tag 0x%x\n", tag);
1205 return;
1206 }
1207
1208 if (subtag == 0)
1209 hdmi_intrinsic_event(codec, res);
1210 else
1211 hdmi_non_intrinsic_event(codec, res);
1212}
1213
Mengdong Lin58f7d282013-09-04 16:37:12 -04001214static void haswell_verify_D0(struct hda_codec *codec,
Wang Xingchao53b434f2013-06-18 10:41:53 +08001215 hda_nid_t cvt_nid, hda_nid_t nid)
David Henningsson83f26ad2013-04-10 12:26:07 +02001216{
Mengdong Lin58f7d282013-09-04 16:37:12 -04001217 int pwr;
David Henningsson83f26ad2013-04-10 12:26:07 +02001218
Wang Xingchao53b434f2013-06-18 10:41:53 +08001219 /* For Haswell, the converter 1/2 may keep in D3 state after bootup,
1220 * thus pins could only choose converter 0 for use. Make sure the
1221 * converters are in correct power state */
Takashi Iwaifd678ca2013-06-18 16:28:36 +02001222 if (!snd_hda_check_power_state(codec, cvt_nid, AC_PWRST_D0))
Wang Xingchao53b434f2013-06-18 10:41:53 +08001223 snd_hda_codec_write(codec, cvt_nid, 0, AC_VERB_SET_POWER_STATE, AC_PWRST_D0);
1224
Takashi Iwaifd678ca2013-06-18 16:28:36 +02001225 if (!snd_hda_check_power_state(codec, nid, AC_PWRST_D0)) {
David Henningsson83f26ad2013-04-10 12:26:07 +02001226 snd_hda_codec_write(codec, nid, 0, AC_VERB_SET_POWER_STATE,
1227 AC_PWRST_D0);
1228 msleep(40);
1229 pwr = snd_hda_codec_read(codec, nid, 0, AC_VERB_GET_POWER_STATE, 0);
1230 pwr = (pwr & AC_PWRST_ACTUAL) >> AC_PWRST_ACTUAL_SHIFT;
1231 snd_printd("Haswell HDMI audio: Power for pin 0x%x is now D%d\n", nid, pwr);
1232 }
David Henningsson83f26ad2013-04-10 12:26:07 +02001233}
1234
Wu Fengguang079d88c2010-03-08 10:44:23 +08001235/*
1236 * Callbacks
1237 */
1238
Takashi Iwai92f10b32010-08-03 14:21:00 +02001239/* HBR should be Non-PCM, 8 channels */
1240#define is_hbr_format(format) \
1241 ((format & AC_FMT_TYPE_NON_PCM) && (format & AC_FMT_CHAN_MASK) == 7)
1242
Anssi Hannula307229d2013-10-24 21:10:34 +03001243static int hdmi_pin_hbr_setup(struct hda_codec *codec, hda_nid_t pin_nid,
1244 bool hbr)
Wu Fengguang079d88c2010-03-08 10:44:23 +08001245{
Anssi Hannula307229d2013-10-24 21:10:34 +03001246 int pinctl, new_pinctl;
David Henningsson83f26ad2013-04-10 12:26:07 +02001247
Stephen Warren384a48d2011-06-01 11:14:21 -06001248 if (snd_hda_query_pin_caps(codec, pin_nid) & AC_PINCAP_HBR) {
1249 pinctl = snd_hda_codec_read(codec, pin_nid, 0,
Anssi Hannulaea87d1c2010-08-03 13:28:58 +03001250 AC_VERB_GET_PIN_WIDGET_CONTROL, 0);
1251
Anssi Hannula13122e62013-11-10 20:56:10 +02001252 if (pinctl < 0)
1253 return hbr ? -EINVAL : 0;
1254
Anssi Hannulaea87d1c2010-08-03 13:28:58 +03001255 new_pinctl = pinctl & ~AC_PINCTL_EPT;
Anssi Hannula307229d2013-10-24 21:10:34 +03001256 if (hbr)
Anssi Hannulaea87d1c2010-08-03 13:28:58 +03001257 new_pinctl |= AC_PINCTL_EPT_HBR;
1258 else
1259 new_pinctl |= AC_PINCTL_EPT_NATIVE;
1260
Anssi Hannula307229d2013-10-24 21:10:34 +03001261 snd_printdd("hdmi_pin_hbr_setup: "
Anssi Hannulaea87d1c2010-08-03 13:28:58 +03001262 "NID=0x%x, %spinctl=0x%x\n",
Stephen Warren384a48d2011-06-01 11:14:21 -06001263 pin_nid,
Anssi Hannulaea87d1c2010-08-03 13:28:58 +03001264 pinctl == new_pinctl ? "" : "new-",
1265 new_pinctl);
1266
1267 if (pinctl != new_pinctl)
Stephen Warren384a48d2011-06-01 11:14:21 -06001268 snd_hda_codec_write(codec, pin_nid, 0,
Anssi Hannulaea87d1c2010-08-03 13:28:58 +03001269 AC_VERB_SET_PIN_WIDGET_CONTROL,
1270 new_pinctl);
Anssi Hannula307229d2013-10-24 21:10:34 +03001271 } else if (hbr)
Anssi Hannulaea87d1c2010-08-03 13:28:58 +03001272 return -EINVAL;
Anssi Hannula307229d2013-10-24 21:10:34 +03001273
1274 return 0;
1275}
1276
1277static int hdmi_setup_stream(struct hda_codec *codec, hda_nid_t cvt_nid,
1278 hda_nid_t pin_nid, u32 stream_tag, int format)
1279{
1280 struct hdmi_spec *spec = codec->spec;
1281 int err;
1282
1283 if (is_haswell(codec))
1284 haswell_verify_D0(codec, cvt_nid, pin_nid);
1285
1286 err = spec->ops.pin_hbr_setup(codec, pin_nid, is_hbr_format(format));
1287
1288 if (err) {
1289 snd_printdd("hdmi_setup_stream: HBR is not supported\n");
1290 return err;
Anssi Hannulaea87d1c2010-08-03 13:28:58 +03001291 }
Wu Fengguang079d88c2010-03-08 10:44:23 +08001292
Stephen Warren384a48d2011-06-01 11:14:21 -06001293 snd_hda_codec_setup_stream(codec, cvt_nid, stream_tag, 0, format);
Anssi Hannulaea87d1c2010-08-03 13:28:58 +03001294 return 0;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001295}
1296
Wang Xingchao7ef166b2013-06-18 21:42:14 +08001297static int hdmi_choose_cvt(struct hda_codec *codec,
1298 int pin_idx, int *cvt_id, int *mux_id)
Takashi Iwaibbbe3392010-08-13 08:45:23 +02001299{
1300 struct hdmi_spec *spec = codec->spec;
Stephen Warren384a48d2011-06-01 11:14:21 -06001301 struct hdmi_spec_per_pin *per_pin;
Stephen Warren384a48d2011-06-01 11:14:21 -06001302 struct hdmi_spec_per_cvt *per_cvt = NULL;
Wang Xingchao7ef166b2013-06-18 21:42:14 +08001303 int cvt_idx, mux_idx = 0;
Takashi Iwaibbbe3392010-08-13 08:45:23 +02001304
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001305 per_pin = get_pin(spec, pin_idx);
Takashi Iwaibbbe3392010-08-13 08:45:23 +02001306
Stephen Warren384a48d2011-06-01 11:14:21 -06001307 /* Dynamically assign converter to stream */
1308 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++) {
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001309 per_cvt = get_cvt(spec, cvt_idx);
Stephen Warren384a48d2011-06-01 11:14:21 -06001310
1311 /* Must not already be assigned */
1312 if (per_cvt->assigned)
1313 continue;
1314 /* Must be in pin's mux's list of converters */
1315 for (mux_idx = 0; mux_idx < per_pin->num_mux_nids; mux_idx++)
1316 if (per_pin->mux_nids[mux_idx] == per_cvt->cvt_nid)
1317 break;
1318 /* Not in mux list */
1319 if (mux_idx == per_pin->num_mux_nids)
1320 continue;
1321 break;
1322 }
Wang Xingchao7ef166b2013-06-18 21:42:14 +08001323
Stephen Warren384a48d2011-06-01 11:14:21 -06001324 /* No free converters */
1325 if (cvt_idx == spec->num_cvts)
1326 return -ENODEV;
1327
Wang Xingchao7ef166b2013-06-18 21:42:14 +08001328 if (cvt_id)
1329 *cvt_id = cvt_idx;
1330 if (mux_id)
1331 *mux_id = mux_idx;
1332
1333 return 0;
1334}
1335
Mengdong Lin300016b2013-11-04 01:13:13 -05001336/* Intel HDMI workaround to fix audio routing issue:
1337 * For some Intel display codecs, pins share the same connection list.
1338 * So a conveter can be selected by multiple pins and playback on any of these
1339 * pins will generate sound on the external display, because audio flows from
1340 * the same converter to the display pipeline. Also muting one pin may make
1341 * other pins have no sound output.
1342 * So this function assures that an assigned converter for a pin is not selected
1343 * by any other pins.
1344 */
1345static void intel_not_share_assigned_cvt(struct hda_codec *codec,
Mengdong Linf82d7d12013-09-21 20:34:45 -04001346 hda_nid_t pin_nid, int mux_idx)
Wang Xingchao7ef166b2013-06-18 21:42:14 +08001347{
1348 struct hdmi_spec *spec = codec->spec;
Mengdong Linf82d7d12013-09-21 20:34:45 -04001349 hda_nid_t nid, end_nid;
1350 int cvt_idx, curr;
1351 struct hdmi_spec_per_cvt *per_cvt;
Wang Xingchao7ef166b2013-06-18 21:42:14 +08001352
Mengdong Linf82d7d12013-09-21 20:34:45 -04001353 /* configure all pins, including "no physical connection" ones */
1354 end_nid = codec->start_nid + codec->num_nodes;
1355 for (nid = codec->start_nid; nid < end_nid; nid++) {
1356 unsigned int wid_caps = get_wcaps(codec, nid);
1357 unsigned int wid_type = get_wcaps_type(wid_caps);
Wang Xingchao7ef166b2013-06-18 21:42:14 +08001358
Mengdong Linf82d7d12013-09-21 20:34:45 -04001359 if (wid_type != AC_WID_PIN)
Wang Xingchao7ef166b2013-06-18 21:42:14 +08001360 continue;
1361
Mengdong Linf82d7d12013-09-21 20:34:45 -04001362 if (nid == pin_nid)
1363 continue;
Wang Xingchao7ef166b2013-06-18 21:42:14 +08001364
Mengdong Linf82d7d12013-09-21 20:34:45 -04001365 curr = snd_hda_codec_read(codec, nid, 0,
1366 AC_VERB_GET_CONNECT_SEL, 0);
1367 if (curr != mux_idx)
1368 continue;
1369
1370 /* choose an unassigned converter. The conveters in the
1371 * connection list are in the same order as in the codec.
1372 */
1373 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++) {
1374 per_cvt = get_cvt(spec, cvt_idx);
1375 if (!per_cvt->assigned) {
1376 snd_printdd("choose cvt %d for pin nid %d\n",
1377 cvt_idx, nid);
1378 snd_hda_codec_write_cache(codec, nid, 0,
Wang Xingchao7ef166b2013-06-18 21:42:14 +08001379 AC_VERB_SET_CONNECT_SEL,
Mengdong Linf82d7d12013-09-21 20:34:45 -04001380 cvt_idx);
1381 break;
1382 }
Wang Xingchao7ef166b2013-06-18 21:42:14 +08001383 }
1384 }
1385}
1386
1387/*
1388 * HDA PCM callbacks
1389 */
1390static int hdmi_pcm_open(struct hda_pcm_stream *hinfo,
1391 struct hda_codec *codec,
1392 struct snd_pcm_substream *substream)
1393{
1394 struct hdmi_spec *spec = codec->spec;
1395 struct snd_pcm_runtime *runtime = substream->runtime;
1396 int pin_idx, cvt_idx, mux_idx = 0;
1397 struct hdmi_spec_per_pin *per_pin;
1398 struct hdmi_eld *eld;
1399 struct hdmi_spec_per_cvt *per_cvt = NULL;
1400 int err;
1401
1402 /* Validate hinfo */
1403 pin_idx = hinfo_to_pin_index(spec, hinfo);
1404 if (snd_BUG_ON(pin_idx < 0))
1405 return -EINVAL;
1406 per_pin = get_pin(spec, pin_idx);
1407 eld = &per_pin->sink_eld;
1408
1409 err = hdmi_choose_cvt(codec, pin_idx, &cvt_idx, &mux_idx);
1410 if (err < 0)
1411 return err;
1412
1413 per_cvt = get_cvt(spec, cvt_idx);
Stephen Warren384a48d2011-06-01 11:14:21 -06001414 /* Claim converter */
1415 per_cvt->assigned = 1;
Anssi Hannula1df5a062013-10-05 02:25:40 +03001416 per_pin->cvt_nid = per_cvt->cvt_nid;
Stephen Warren384a48d2011-06-01 11:14:21 -06001417 hinfo->nid = per_cvt->cvt_nid;
1418
Takashi Iwaibddee962013-06-18 16:14:22 +02001419 snd_hda_codec_write_cache(codec, per_pin->pin_nid, 0,
Stephen Warren384a48d2011-06-01 11:14:21 -06001420 AC_VERB_SET_CONNECT_SEL,
1421 mux_idx);
Wang Xingchao7ef166b2013-06-18 21:42:14 +08001422
1423 /* configure unused pins to choose other converters */
Mengdong Lin02383852013-10-31 18:31:51 -04001424 if (is_haswell(codec) || is_valleyview(codec))
Mengdong Lin300016b2013-11-04 01:13:13 -05001425 intel_not_share_assigned_cvt(codec, per_pin->pin_nid, mux_idx);
Wang Xingchao7ef166b2013-06-18 21:42:14 +08001426
Stephen Warren384a48d2011-06-01 11:14:21 -06001427 snd_hda_spdif_ctls_assign(codec, pin_idx, per_cvt->cvt_nid);
Takashi Iwaibbbe3392010-08-13 08:45:23 +02001428
Stephen Warren2def8172011-06-01 11:14:20 -06001429 /* Initially set the converter's capabilities */
Stephen Warren384a48d2011-06-01 11:14:21 -06001430 hinfo->channels_min = per_cvt->channels_min;
1431 hinfo->channels_max = per_cvt->channels_max;
1432 hinfo->rates = per_cvt->rates;
1433 hinfo->formats = per_cvt->formats;
1434 hinfo->maxbps = per_cvt->maxbps;
Stephen Warren2def8172011-06-01 11:14:20 -06001435
Stephen Warren384a48d2011-06-01 11:14:21 -06001436 /* Restrict capabilities by ELD if this isn't disabled */
Stephen Warrenc3d52102011-06-01 11:14:16 -06001437 if (!static_hdmi_pcm && eld->eld_valid) {
David Henningsson1613d6b2013-02-19 16:11:24 +01001438 snd_hdmi_eld_update_pcm_info(&eld->info, hinfo);
Takashi Iwaibbbe3392010-08-13 08:45:23 +02001439 if (hinfo->channels_min > hinfo->channels_max ||
Takashi Iwai2ad779b2013-02-01 14:01:27 +01001440 !hinfo->rates || !hinfo->formats) {
1441 per_cvt->assigned = 0;
1442 hinfo->nid = 0;
1443 snd_hda_spdif_ctls_unassign(codec, pin_idx);
Takashi Iwaibbbe3392010-08-13 08:45:23 +02001444 return -ENODEV;
Takashi Iwai2ad779b2013-02-01 14:01:27 +01001445 }
Takashi Iwaibbbe3392010-08-13 08:45:23 +02001446 }
Stephen Warren2def8172011-06-01 11:14:20 -06001447
1448 /* Store the updated parameters */
Takashi Iwai639cef02011-01-14 10:30:46 +01001449 runtime->hw.channels_min = hinfo->channels_min;
1450 runtime->hw.channels_max = hinfo->channels_max;
1451 runtime->hw.formats = hinfo->formats;
1452 runtime->hw.rates = hinfo->rates;
Takashi Iwai4fe2ca12011-01-14 10:33:26 +01001453
1454 snd_pcm_hw_constraint_step(substream->runtime, 0,
1455 SNDRV_PCM_HW_PARAM_CHANNELS, 2);
Takashi Iwaibbbe3392010-08-13 08:45:23 +02001456 return 0;
1457}
1458
1459/*
Wu Fengguang079d88c2010-03-08 10:44:23 +08001460 * HDA/HDMI auto parsing
1461 */
Stephen Warren384a48d2011-06-01 11:14:21 -06001462static int hdmi_read_pin_conn(struct hda_codec *codec, int pin_idx)
Wu Fengguang079d88c2010-03-08 10:44:23 +08001463{
1464 struct hdmi_spec *spec = codec->spec;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001465 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
Stephen Warren384a48d2011-06-01 11:14:21 -06001466 hda_nid_t pin_nid = per_pin->pin_nid;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001467
1468 if (!(get_wcaps(codec, pin_nid) & AC_WCAP_CONN_LIST)) {
1469 snd_printk(KERN_WARNING
1470 "HDMI: pin %d wcaps %#x "
1471 "does not support connection list\n",
1472 pin_nid, get_wcaps(codec, pin_nid));
1473 return -EINVAL;
1474 }
1475
Stephen Warren384a48d2011-06-01 11:14:21 -06001476 per_pin->num_mux_nids = snd_hda_get_connections(codec, pin_nid,
1477 per_pin->mux_nids,
1478 HDA_MAX_CONNECTIONS);
Wu Fengguang079d88c2010-03-08 10:44:23 +08001479
1480 return 0;
1481}
1482
Takashi Iwaiefe47102013-11-07 13:38:23 +01001483static bool hdmi_present_sense(struct hdmi_spec_per_pin *per_pin, int repoll)
Wu Fengguang079d88c2010-03-08 10:44:23 +08001484{
David Henningsson464837a2013-11-07 13:38:25 +01001485 struct hda_jack_tbl *jack;
Wu Fengguang744626d2011-11-16 16:29:47 +08001486 struct hda_codec *codec = per_pin->codec;
David Henningsson4bd038f2013-02-19 16:11:25 +01001487 struct hdmi_spec *spec = codec->spec;
1488 struct hdmi_eld *eld = &spec->temp_eld;
1489 struct hdmi_eld *pin_eld = &per_pin->sink_eld;
Wu Fengguang744626d2011-11-16 16:29:47 +08001490 hda_nid_t pin_nid = per_pin->pin_nid;
Stephen Warren5d44f922011-05-24 17:11:17 -06001491 /*
1492 * Always execute a GetPinSense verb here, even when called from
1493 * hdmi_intrinsic_event; for some NVIDIA HW, the unsolicited
1494 * response's PD bit is not the real PD value, but indicates that
1495 * the real PD value changed. An older version of the HD-audio
1496 * specification worked this way. Hence, we just ignore the data in
1497 * the unsolicited response to avoid custom WARs.
1498 */
David Henningssonda4a7a32013-12-18 10:46:04 +01001499 int present;
David Henningsson4bd038f2013-02-19 16:11:25 +01001500 bool update_eld = false;
1501 bool eld_changed = false;
Takashi Iwaiefe47102013-11-07 13:38:23 +01001502 bool ret;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001503
David Henningssonda4a7a32013-12-18 10:46:04 +01001504 snd_hda_power_up(codec);
1505 present = snd_hda_pin_sense(codec, pin_nid);
1506
Takashi Iwaia4e9a382013-10-17 18:21:12 +02001507 mutex_lock(&per_pin->lock);
David Henningsson4bd038f2013-02-19 16:11:25 +01001508 pin_eld->monitor_present = !!(present & AC_PINSENSE_PRESENCE);
1509 if (pin_eld->monitor_present)
1510 eld->eld_valid = !!(present & AC_PINSENSE_ELDV);
1511 else
1512 eld->eld_valid = false;
Stephen Warren5d44f922011-05-24 17:11:17 -06001513
Fengguang Wufae3d882012-04-10 17:00:35 +08001514 _snd_printd(SND_PR_VERBOSE,
Stephen Warren384a48d2011-06-01 11:14:21 -06001515 "HDMI status: Codec=%d Pin=%d Presence_Detect=%d ELD_Valid=%d\n",
Mengdong Lin10250912013-03-28 05:21:28 -04001516 codec->addr, pin_nid, pin_eld->monitor_present, eld->eld_valid);
Stephen Warren5d44f922011-05-24 17:11:17 -06001517
David Henningsson4bd038f2013-02-19 16:11:25 +01001518 if (eld->eld_valid) {
Anssi Hannula307229d2013-10-24 21:10:34 +03001519 if (spec->ops.pin_get_eld(codec, pin_nid, eld->eld_buffer,
David Henningsson1613d6b2013-02-19 16:11:24 +01001520 &eld->eld_size) < 0)
David Henningsson4bd038f2013-02-19 16:11:25 +01001521 eld->eld_valid = false;
David Henningsson1613d6b2013-02-19 16:11:24 +01001522 else {
1523 memset(&eld->info, 0, sizeof(struct parsed_hdmi_eld));
1524 if (snd_hdmi_parse_eld(&eld->info, eld->eld_buffer,
1525 eld->eld_size) < 0)
David Henningsson4bd038f2013-02-19 16:11:25 +01001526 eld->eld_valid = false;
David Henningsson1613d6b2013-02-19 16:11:24 +01001527 }
1528
David Henningsson4bd038f2013-02-19 16:11:25 +01001529 if (eld->eld_valid) {
David Henningsson1613d6b2013-02-19 16:11:24 +01001530 snd_hdmi_show_eld(&eld->info);
David Henningsson4bd038f2013-02-19 16:11:25 +01001531 update_eld = true;
David Henningsson1613d6b2013-02-19 16:11:24 +01001532 }
Wu Fengguangc6e84532011-11-18 16:59:32 -06001533 else if (repoll) {
Wu Fengguang744626d2011-11-16 16:29:47 +08001534 queue_delayed_work(codec->bus->workq,
1535 &per_pin->work,
1536 msecs_to_jiffies(300));
Takashi Iwaicbbaa602013-10-17 18:03:24 +02001537 goto unlock;
Wu Fengguang744626d2011-11-16 16:29:47 +08001538 }
1539 }
David Henningsson4bd038f2013-02-19 16:11:25 +01001540
David Henningsson92c69e72013-02-19 16:11:26 +01001541 if (pin_eld->eld_valid && !eld->eld_valid) {
David Henningsson4bd038f2013-02-19 16:11:25 +01001542 update_eld = true;
David Henningsson92c69e72013-02-19 16:11:26 +01001543 eld_changed = true;
1544 }
David Henningsson4bd038f2013-02-19 16:11:25 +01001545 if (update_eld) {
Takashi Iwaib0540872013-09-02 12:33:02 +02001546 bool old_eld_valid = pin_eld->eld_valid;
David Henningsson4bd038f2013-02-19 16:11:25 +01001547 pin_eld->eld_valid = eld->eld_valid;
David Henningsson92c69e72013-02-19 16:11:26 +01001548 eld_changed = pin_eld->eld_size != eld->eld_size ||
1549 memcmp(pin_eld->eld_buffer, eld->eld_buffer,
David Henningsson4bd038f2013-02-19 16:11:25 +01001550 eld->eld_size) != 0;
1551 if (eld_changed)
1552 memcpy(pin_eld->eld_buffer, eld->eld_buffer,
1553 eld->eld_size);
1554 pin_eld->eld_size = eld->eld_size;
1555 pin_eld->info = eld->info;
Takashi Iwaib0540872013-09-02 12:33:02 +02001556
Anssi Hannula73420172013-10-25 01:45:18 +03001557 /*
1558 * Re-setup pin and infoframe. This is needed e.g. when
1559 * - sink is first plugged-in (infoframe is not set up if !monitor_present)
1560 * - transcoder can change during stream playback on Haswell
Takashi Iwaib0540872013-09-02 12:33:02 +02001561 */
Anssi Hannula73420172013-10-25 01:45:18 +03001562 if (eld->eld_valid && !old_eld_valid && per_pin->setup)
Takashi Iwaib0540872013-09-02 12:33:02 +02001563 hdmi_setup_audio_infoframe(codec, per_pin,
1564 per_pin->non_pcm);
David Henningsson4bd038f2013-02-19 16:11:25 +01001565 }
David Henningsson92c69e72013-02-19 16:11:26 +01001566
1567 if (eld_changed)
1568 snd_ctl_notify(codec->bus->card,
1569 SNDRV_CTL_EVENT_MASK_VALUE | SNDRV_CTL_EVENT_MASK_INFO,
1570 &per_pin->eld_ctl->id);
Takashi Iwaicbbaa602013-10-17 18:03:24 +02001571 unlock:
Takashi Iwaiaff747e2013-11-07 16:39:37 +01001572 ret = !repoll || !pin_eld->monitor_present || pin_eld->eld_valid;
David Henningsson464837a2013-11-07 13:38:25 +01001573
1574 jack = snd_hda_jack_tbl_get(codec, pin_nid);
1575 if (jack)
1576 jack->block_report = !ret;
1577
Takashi Iwaia4e9a382013-10-17 18:21:12 +02001578 mutex_unlock(&per_pin->lock);
David Henningssonda4a7a32013-12-18 10:46:04 +01001579 snd_hda_power_down(codec);
Takashi Iwaiefe47102013-11-07 13:38:23 +01001580 return ret;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001581}
1582
Wu Fengguang744626d2011-11-16 16:29:47 +08001583static void hdmi_repoll_eld(struct work_struct *work)
1584{
1585 struct hdmi_spec_per_pin *per_pin =
1586 container_of(to_delayed_work(work), struct hdmi_spec_per_pin, work);
1587
Wu Fengguangc6e84532011-11-18 16:59:32 -06001588 if (per_pin->repoll_count++ > 6)
1589 per_pin->repoll_count = 0;
1590
Takashi Iwaiefe47102013-11-07 13:38:23 +01001591 if (hdmi_present_sense(per_pin, per_pin->repoll_count))
1592 snd_hda_jack_report_sync(per_pin->codec);
Wu Fengguang744626d2011-11-16 16:29:47 +08001593}
1594
Takashi Iwaic88d4e82013-02-08 17:10:04 -05001595static void intel_haswell_fixup_connect_list(struct hda_codec *codec,
1596 hda_nid_t nid);
1597
Wu Fengguang079d88c2010-03-08 10:44:23 +08001598static int hdmi_add_pin(struct hda_codec *codec, hda_nid_t pin_nid)
1599{
1600 struct hdmi_spec *spec = codec->spec;
Stephen Warren384a48d2011-06-01 11:14:21 -06001601 unsigned int caps, config;
1602 int pin_idx;
1603 struct hdmi_spec_per_pin *per_pin;
David Henningsson07acecc2011-05-19 11:46:03 +02001604 int err;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001605
Takashi Iwaiefc2f8de2012-11-21 14:27:37 +01001606 caps = snd_hda_query_pin_caps(codec, pin_nid);
Stephen Warren384a48d2011-06-01 11:14:21 -06001607 if (!(caps & (AC_PINCAP_HDMI | AC_PINCAP_DP)))
1608 return 0;
1609
Takashi Iwaiefc2f8de2012-11-21 14:27:37 +01001610 config = snd_hda_codec_get_pincfg(codec, pin_nid);
Stephen Warren384a48d2011-06-01 11:14:21 -06001611 if (get_defcfg_connect(config) == AC_JACK_PORT_NONE)
1612 return 0;
1613
Mengdong Linfb87fa32013-09-04 16:36:57 -04001614 if (is_haswell(codec))
Takashi Iwaic88d4e82013-02-08 17:10:04 -05001615 intel_haswell_fixup_connect_list(codec, pin_nid);
1616
Stephen Warren384a48d2011-06-01 11:14:21 -06001617 pin_idx = spec->num_pins;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001618 per_pin = snd_array_new(&spec->pins);
1619 if (!per_pin)
1620 return -ENOMEM;
Stephen Warren384a48d2011-06-01 11:14:21 -06001621
1622 per_pin->pin_nid = pin_nid;
Takashi Iwai1a6003b2012-09-06 17:42:08 +02001623 per_pin->non_pcm = false;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001624
Stephen Warren384a48d2011-06-01 11:14:21 -06001625 err = hdmi_read_pin_conn(codec, pin_idx);
1626 if (err < 0)
1627 return err;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001628
Wu Fengguang079d88c2010-03-08 10:44:23 +08001629 spec->num_pins++;
1630
Stephen Warren384a48d2011-06-01 11:14:21 -06001631 return 0;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001632}
1633
Stephen Warren384a48d2011-06-01 11:14:21 -06001634static int hdmi_add_cvt(struct hda_codec *codec, hda_nid_t cvt_nid)
Wu Fengguang079d88c2010-03-08 10:44:23 +08001635{
1636 struct hdmi_spec *spec = codec->spec;
Stephen Warren384a48d2011-06-01 11:14:21 -06001637 struct hdmi_spec_per_cvt *per_cvt;
1638 unsigned int chans;
1639 int err;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001640
Stephen Warren384a48d2011-06-01 11:14:21 -06001641 chans = get_wcaps(codec, cvt_nid);
1642 chans = get_wcaps_channels(chans);
1643
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001644 per_cvt = snd_array_new(&spec->cvts);
1645 if (!per_cvt)
1646 return -ENOMEM;
Stephen Warren384a48d2011-06-01 11:14:21 -06001647
1648 per_cvt->cvt_nid = cvt_nid;
1649 per_cvt->channels_min = 2;
Takashi Iwaid45e6882012-07-31 11:36:00 +02001650 if (chans <= 16) {
Stephen Warren384a48d2011-06-01 11:14:21 -06001651 per_cvt->channels_max = chans;
Takashi Iwaid45e6882012-07-31 11:36:00 +02001652 if (chans > spec->channels_max)
1653 spec->channels_max = chans;
1654 }
Stephen Warren384a48d2011-06-01 11:14:21 -06001655
1656 err = snd_hda_query_supported_pcm(codec, cvt_nid,
1657 &per_cvt->rates,
1658 &per_cvt->formats,
1659 &per_cvt->maxbps);
1660 if (err < 0)
1661 return err;
1662
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001663 if (spec->num_cvts < ARRAY_SIZE(spec->cvt_nids))
1664 spec->cvt_nids[spec->num_cvts] = cvt_nid;
1665 spec->num_cvts++;
Wu Fengguang079d88c2010-03-08 10:44:23 +08001666
1667 return 0;
1668}
1669
1670static int hdmi_parse_codec(struct hda_codec *codec)
1671{
1672 hda_nid_t nid;
1673 int i, nodes;
1674
1675 nodes = snd_hda_get_sub_nodes(codec, codec->afg, &nid);
1676 if (!nid || nodes < 0) {
1677 snd_printk(KERN_WARNING "HDMI: failed to get afg sub nodes\n");
1678 return -EINVAL;
1679 }
1680
1681 for (i = 0; i < nodes; i++, nid++) {
1682 unsigned int caps;
1683 unsigned int type;
1684
Takashi Iwaiefc2f8de2012-11-21 14:27:37 +01001685 caps = get_wcaps(codec, nid);
Wu Fengguang079d88c2010-03-08 10:44:23 +08001686 type = get_wcaps_type(caps);
1687
1688 if (!(caps & AC_WCAP_DIGITAL))
1689 continue;
1690
1691 switch (type) {
1692 case AC_WID_AUD_OUT:
Stephen Warren384a48d2011-06-01 11:14:21 -06001693 hdmi_add_cvt(codec, nid);
Wu Fengguang079d88c2010-03-08 10:44:23 +08001694 break;
1695 case AC_WID_PIN:
Wu Fengguang3eaead52010-05-14 16:36:15 +08001696 hdmi_add_pin(codec, nid);
Wu Fengguang079d88c2010-03-08 10:44:23 +08001697 break;
1698 }
1699 }
1700
Wu Fengguang079d88c2010-03-08 10:44:23 +08001701 return 0;
1702}
1703
Takashi Iwai84eb01b2010-09-07 12:27:25 +02001704/*
1705 */
Takashi Iwai1a6003b2012-09-06 17:42:08 +02001706static bool check_non_pcm_per_cvt(struct hda_codec *codec, hda_nid_t cvt_nid)
1707{
1708 struct hda_spdif_out *spdif;
1709 bool non_pcm;
1710
1711 mutex_lock(&codec->spdif_mutex);
1712 spdif = snd_hda_spdif_out_of_nid(codec, cvt_nid);
1713 non_pcm = !!(spdif->status & IEC958_AES0_NONAUDIO);
1714 mutex_unlock(&codec->spdif_mutex);
1715 return non_pcm;
1716}
1717
1718
Takashi Iwai84eb01b2010-09-07 12:27:25 +02001719/*
1720 * HDMI callbacks
1721 */
1722
1723static int generic_hdmi_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
1724 struct hda_codec *codec,
1725 unsigned int stream_tag,
1726 unsigned int format,
1727 struct snd_pcm_substream *substream)
1728{
Stephen Warren384a48d2011-06-01 11:14:21 -06001729 hda_nid_t cvt_nid = hinfo->nid;
1730 struct hdmi_spec *spec = codec->spec;
1731 int pin_idx = hinfo_to_pin_index(spec, hinfo);
Takashi Iwaib0540872013-09-02 12:33:02 +02001732 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
1733 hda_nid_t pin_nid = per_pin->pin_nid;
Takashi Iwai1a6003b2012-09-06 17:42:08 +02001734 bool non_pcm;
1735
1736 non_pcm = check_non_pcm_per_cvt(codec, cvt_nid);
Takashi Iwaia4e9a382013-10-17 18:21:12 +02001737 mutex_lock(&per_pin->lock);
Takashi Iwaib0540872013-09-02 12:33:02 +02001738 per_pin->channels = substream->runtime->channels;
1739 per_pin->setup = true;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02001740
Takashi Iwaib0540872013-09-02 12:33:02 +02001741 hdmi_setup_audio_infoframe(codec, per_pin, non_pcm);
Takashi Iwaia4e9a382013-10-17 18:21:12 +02001742 mutex_unlock(&per_pin->lock);
Stephen Warren384a48d2011-06-01 11:14:21 -06001743
Anssi Hannula307229d2013-10-24 21:10:34 +03001744 return spec->ops.setup_stream(codec, cvt_nid, pin_nid, stream_tag, format);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02001745}
1746
Takashi Iwai8dfaa572012-08-06 14:49:36 +02001747static int generic_hdmi_playback_pcm_cleanup(struct hda_pcm_stream *hinfo,
1748 struct hda_codec *codec,
1749 struct snd_pcm_substream *substream)
1750{
1751 snd_hda_codec_cleanup_stream(codec, hinfo->nid);
1752 return 0;
1753}
1754
Takashi Iwaif2ad24f2012-07-26 18:08:14 +02001755static int hdmi_pcm_close(struct hda_pcm_stream *hinfo,
1756 struct hda_codec *codec,
1757 struct snd_pcm_substream *substream)
Stephen Warren384a48d2011-06-01 11:14:21 -06001758{
1759 struct hdmi_spec *spec = codec->spec;
1760 int cvt_idx, pin_idx;
1761 struct hdmi_spec_per_cvt *per_cvt;
1762 struct hdmi_spec_per_pin *per_pin;
Stephen Warren384a48d2011-06-01 11:14:21 -06001763
Stephen Warren384a48d2011-06-01 11:14:21 -06001764 if (hinfo->nid) {
1765 cvt_idx = cvt_nid_to_cvt_index(spec, hinfo->nid);
1766 if (snd_BUG_ON(cvt_idx < 0))
1767 return -EINVAL;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001768 per_cvt = get_cvt(spec, cvt_idx);
Stephen Warren384a48d2011-06-01 11:14:21 -06001769
1770 snd_BUG_ON(!per_cvt->assigned);
1771 per_cvt->assigned = 0;
1772 hinfo->nid = 0;
1773
1774 pin_idx = hinfo_to_pin_index(spec, hinfo);
1775 if (snd_BUG_ON(pin_idx < 0))
1776 return -EINVAL;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001777 per_pin = get_pin(spec, pin_idx);
Stephen Warren384a48d2011-06-01 11:14:21 -06001778
Stephen Warren384a48d2011-06-01 11:14:21 -06001779 snd_hda_spdif_ctls_unassign(codec, pin_idx);
Takashi Iwaicbbaa602013-10-17 18:03:24 +02001780
Takashi Iwaia4e9a382013-10-17 18:21:12 +02001781 mutex_lock(&per_pin->lock);
Takashi Iwaid45e6882012-07-31 11:36:00 +02001782 per_pin->chmap_set = false;
1783 memset(per_pin->chmap, 0, sizeof(per_pin->chmap));
Takashi Iwaib0540872013-09-02 12:33:02 +02001784
1785 per_pin->setup = false;
1786 per_pin->channels = 0;
Takashi Iwaia4e9a382013-10-17 18:21:12 +02001787 mutex_unlock(&per_pin->lock);
Stephen Warren384a48d2011-06-01 11:14:21 -06001788 }
Takashi Iwaid45e6882012-07-31 11:36:00 +02001789
Stephen Warren384a48d2011-06-01 11:14:21 -06001790 return 0;
1791}
1792
1793static const struct hda_pcm_ops generic_ops = {
1794 .open = hdmi_pcm_open,
Takashi Iwaif2ad24f2012-07-26 18:08:14 +02001795 .close = hdmi_pcm_close,
Stephen Warren384a48d2011-06-01 11:14:21 -06001796 .prepare = generic_hdmi_playback_pcm_prepare,
Takashi Iwai8dfaa572012-08-06 14:49:36 +02001797 .cleanup = generic_hdmi_playback_pcm_cleanup,
Takashi Iwai84eb01b2010-09-07 12:27:25 +02001798};
1799
Takashi Iwaid45e6882012-07-31 11:36:00 +02001800/*
1801 * ALSA API channel-map control callbacks
1802 */
1803static int hdmi_chmap_ctl_info(struct snd_kcontrol *kcontrol,
1804 struct snd_ctl_elem_info *uinfo)
1805{
1806 struct snd_pcm_chmap *info = snd_kcontrol_chip(kcontrol);
1807 struct hda_codec *codec = info->private_data;
1808 struct hdmi_spec *spec = codec->spec;
1809 uinfo->type = SNDRV_CTL_ELEM_TYPE_INTEGER;
1810 uinfo->count = spec->channels_max;
1811 uinfo->value.integer.min = 0;
1812 uinfo->value.integer.max = SNDRV_CHMAP_LAST;
1813 return 0;
1814}
1815
Anssi Hannula307229d2013-10-24 21:10:34 +03001816static int hdmi_chmap_cea_alloc_validate_get_type(struct cea_channel_speaker_allocation *cap,
1817 int channels)
1818{
1819 /* If the speaker allocation matches the channel count, it is OK.*/
1820 if (cap->channels != channels)
1821 return -1;
1822
1823 /* all channels are remappable freely */
1824 return SNDRV_CTL_TLVT_CHMAP_VAR;
1825}
1826
1827static void hdmi_cea_alloc_to_tlv_chmap(struct cea_channel_speaker_allocation *cap,
1828 unsigned int *chmap, int channels)
1829{
1830 int count = 0;
1831 int c;
1832
1833 for (c = 7; c >= 0; c--) {
1834 int spk = cap->speakers[c];
1835 if (!spk)
1836 continue;
1837
1838 chmap[count++] = spk_to_chmap(spk);
1839 }
1840
1841 WARN_ON(count != channels);
1842}
1843
Takashi Iwaid45e6882012-07-31 11:36:00 +02001844static int hdmi_chmap_ctl_tlv(struct snd_kcontrol *kcontrol, int op_flag,
1845 unsigned int size, unsigned int __user *tlv)
1846{
1847 struct snd_pcm_chmap *info = snd_kcontrol_chip(kcontrol);
1848 struct hda_codec *codec = info->private_data;
1849 struct hdmi_spec *spec = codec->spec;
Takashi Iwaid45e6882012-07-31 11:36:00 +02001850 unsigned int __user *dst;
1851 int chs, count = 0;
1852
1853 if (size < 8)
1854 return -ENOMEM;
1855 if (put_user(SNDRV_CTL_TLVT_CONTAINER, tlv))
1856 return -EFAULT;
1857 size -= 8;
1858 dst = tlv + 2;
Takashi Iwai498dab32012-09-10 16:08:40 +02001859 for (chs = 2; chs <= spec->channels_max; chs++) {
Anssi Hannula307229d2013-10-24 21:10:34 +03001860 int i;
Takashi Iwaid45e6882012-07-31 11:36:00 +02001861 struct cea_channel_speaker_allocation *cap;
1862 cap = channel_allocations;
1863 for (i = 0; i < ARRAY_SIZE(channel_allocations); i++, cap++) {
1864 int chs_bytes = chs * 4;
Anssi Hannula307229d2013-10-24 21:10:34 +03001865 int type = spec->ops.chmap_cea_alloc_validate_get_type(cap, chs);
1866 unsigned int tlv_chmap[8];
1867
1868 if (type < 0)
Takashi Iwaid45e6882012-07-31 11:36:00 +02001869 continue;
Takashi Iwaid45e6882012-07-31 11:36:00 +02001870 if (size < 8)
1871 return -ENOMEM;
Anssi Hannula307229d2013-10-24 21:10:34 +03001872 if (put_user(type, dst) ||
Takashi Iwaid45e6882012-07-31 11:36:00 +02001873 put_user(chs_bytes, dst + 1))
1874 return -EFAULT;
1875 dst += 2;
1876 size -= 8;
1877 count += 8;
1878 if (size < chs_bytes)
1879 return -ENOMEM;
1880 size -= chs_bytes;
1881 count += chs_bytes;
Anssi Hannula307229d2013-10-24 21:10:34 +03001882 spec->ops.cea_alloc_to_tlv_chmap(cap, tlv_chmap, chs);
1883 if (copy_to_user(dst, tlv_chmap, chs_bytes))
1884 return -EFAULT;
1885 dst += chs;
Takashi Iwaid45e6882012-07-31 11:36:00 +02001886 }
1887 }
1888 if (put_user(count, tlv + 1))
1889 return -EFAULT;
1890 return 0;
1891}
1892
1893static int hdmi_chmap_ctl_get(struct snd_kcontrol *kcontrol,
1894 struct snd_ctl_elem_value *ucontrol)
1895{
1896 struct snd_pcm_chmap *info = snd_kcontrol_chip(kcontrol);
1897 struct hda_codec *codec = info->private_data;
1898 struct hdmi_spec *spec = codec->spec;
1899 int pin_idx = kcontrol->private_value;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001900 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
Takashi Iwaid45e6882012-07-31 11:36:00 +02001901 int i;
1902
1903 for (i = 0; i < ARRAY_SIZE(per_pin->chmap); i++)
1904 ucontrol->value.integer.value[i] = per_pin->chmap[i];
1905 return 0;
1906}
1907
1908static int hdmi_chmap_ctl_put(struct snd_kcontrol *kcontrol,
1909 struct snd_ctl_elem_value *ucontrol)
1910{
1911 struct snd_pcm_chmap *info = snd_kcontrol_chip(kcontrol);
1912 struct hda_codec *codec = info->private_data;
1913 struct hdmi_spec *spec = codec->spec;
1914 int pin_idx = kcontrol->private_value;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001915 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
Takashi Iwaid45e6882012-07-31 11:36:00 +02001916 unsigned int ctl_idx;
1917 struct snd_pcm_substream *substream;
1918 unsigned char chmap[8];
Anssi Hannula307229d2013-10-24 21:10:34 +03001919 int i, err, ca, prepared = 0;
Takashi Iwaid45e6882012-07-31 11:36:00 +02001920
1921 ctl_idx = snd_ctl_get_ioffidx(kcontrol, &ucontrol->id);
1922 substream = snd_pcm_chmap_substream(info, ctl_idx);
1923 if (!substream || !substream->runtime)
Takashi Iwai6f54c362013-01-15 14:44:41 +01001924 return 0; /* just for avoiding error from alsactl restore */
Takashi Iwaid45e6882012-07-31 11:36:00 +02001925 switch (substream->runtime->status->state) {
1926 case SNDRV_PCM_STATE_OPEN:
1927 case SNDRV_PCM_STATE_SETUP:
1928 break;
1929 case SNDRV_PCM_STATE_PREPARED:
1930 prepared = 1;
1931 break;
1932 default:
1933 return -EBUSY;
1934 }
1935 memset(chmap, 0, sizeof(chmap));
1936 for (i = 0; i < ARRAY_SIZE(chmap); i++)
1937 chmap[i] = ucontrol->value.integer.value[i];
1938 if (!memcmp(chmap, per_pin->chmap, sizeof(chmap)))
1939 return 0;
1940 ca = hdmi_manual_channel_allocation(ARRAY_SIZE(chmap), chmap);
1941 if (ca < 0)
1942 return -EINVAL;
Anssi Hannula307229d2013-10-24 21:10:34 +03001943 if (spec->ops.chmap_validate) {
1944 err = spec->ops.chmap_validate(ca, ARRAY_SIZE(chmap), chmap);
1945 if (err)
1946 return err;
1947 }
Takashi Iwaia4e9a382013-10-17 18:21:12 +02001948 mutex_lock(&per_pin->lock);
Takashi Iwaid45e6882012-07-31 11:36:00 +02001949 per_pin->chmap_set = true;
1950 memcpy(per_pin->chmap, chmap, sizeof(chmap));
1951 if (prepared)
Takashi Iwaib0540872013-09-02 12:33:02 +02001952 hdmi_setup_audio_infoframe(codec, per_pin, per_pin->non_pcm);
Takashi Iwaia4e9a382013-10-17 18:21:12 +02001953 mutex_unlock(&per_pin->lock);
Takashi Iwaid45e6882012-07-31 11:36:00 +02001954
1955 return 0;
1956}
1957
Takashi Iwai84eb01b2010-09-07 12:27:25 +02001958static int generic_hdmi_build_pcms(struct hda_codec *codec)
1959{
1960 struct hdmi_spec *spec = codec->spec;
Stephen Warren384a48d2011-06-01 11:14:21 -06001961 int pin_idx;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02001962
Stephen Warren384a48d2011-06-01 11:14:21 -06001963 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
1964 struct hda_pcm *info;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02001965 struct hda_pcm_stream *pstr;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001966 struct hdmi_spec_per_pin *per_pin;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02001967
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001968 per_pin = get_pin(spec, pin_idx);
1969 sprintf(per_pin->pcm_name, "HDMI %d", pin_idx);
1970 info = snd_array_new(&spec->pcm_rec);
1971 if (!info)
1972 return -ENOMEM;
1973 info->name = per_pin->pcm_name;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02001974 info->pcm_type = HDA_PCM_TYPE_HDMI;
Takashi Iwaid45e6882012-07-31 11:36:00 +02001975 info->own_chmap = true;
Stephen Warren384a48d2011-06-01 11:14:21 -06001976
Takashi Iwai84eb01b2010-09-07 12:27:25 +02001977 pstr = &info->stream[SNDRV_PCM_STREAM_PLAYBACK];
Stephen Warren384a48d2011-06-01 11:14:21 -06001978 pstr->substreams = 1;
1979 pstr->ops = generic_ops;
1980 /* other pstr fields are set in open */
Takashi Iwai84eb01b2010-09-07 12:27:25 +02001981 }
1982
Stephen Warren384a48d2011-06-01 11:14:21 -06001983 codec->num_pcms = spec->num_pins;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001984 codec->pcm_info = spec->pcm_rec.list;
Stephen Warren384a48d2011-06-01 11:14:21 -06001985
Takashi Iwai84eb01b2010-09-07 12:27:25 +02001986 return 0;
1987}
1988
David Henningsson0b6c49b2011-08-23 16:56:03 +02001989static int generic_hdmi_build_jack(struct hda_codec *codec, int pin_idx)
1990{
Takashi Iwai31ef2252011-12-01 17:41:36 +01001991 char hdmi_str[32] = "HDMI/DP";
David Henningsson0b6c49b2011-08-23 16:56:03 +02001992 struct hdmi_spec *spec = codec->spec;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01001993 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
1994 int pcmdev = get_pcm_rec(spec, pin_idx)->device;
David Henningsson0b6c49b2011-08-23 16:56:03 +02001995
Takashi Iwai31ef2252011-12-01 17:41:36 +01001996 if (pcmdev > 0)
1997 sprintf(hdmi_str + strlen(hdmi_str), ",pcm=%d", pcmdev);
David Henningsson30efd8d2013-02-22 10:16:28 +01001998 if (!is_jack_detectable(codec, per_pin->pin_nid))
1999 strncat(hdmi_str, " Phantom",
2000 sizeof(hdmi_str) - strlen(hdmi_str) - 1);
David Henningsson0b6c49b2011-08-23 16:56:03 +02002001
Takashi Iwai31ef2252011-12-01 17:41:36 +01002002 return snd_hda_jack_add_kctl(codec, per_pin->pin_nid, hdmi_str, 0);
David Henningsson0b6c49b2011-08-23 16:56:03 +02002003}
2004
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002005static int generic_hdmi_build_controls(struct hda_codec *codec)
2006{
2007 struct hdmi_spec *spec = codec->spec;
2008 int err;
Stephen Warren384a48d2011-06-01 11:14:21 -06002009 int pin_idx;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002010
Stephen Warren384a48d2011-06-01 11:14:21 -06002011 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002012 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
David Henningsson0b6c49b2011-08-23 16:56:03 +02002013
2014 err = generic_hdmi_build_jack(codec, pin_idx);
2015 if (err < 0)
2016 return err;
2017
Takashi Iwaidcda5802012-10-12 17:24:51 +02002018 err = snd_hda_create_dig_out_ctls(codec,
2019 per_pin->pin_nid,
2020 per_pin->mux_nids[0],
2021 HDA_PCM_TYPE_HDMI);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002022 if (err < 0)
2023 return err;
Stephen Warren384a48d2011-06-01 11:14:21 -06002024 snd_hda_spdif_ctls_unassign(codec, pin_idx);
Pierre-Louis Bossart14bc52b2011-09-30 16:35:41 -05002025
2026 /* add control for ELD Bytes */
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002027 err = hdmi_create_eld_ctl(codec, pin_idx,
2028 get_pcm_rec(spec, pin_idx)->device);
Pierre-Louis Bossart14bc52b2011-09-30 16:35:41 -05002029
2030 if (err < 0)
2031 return err;
Takashi Iwai31ef2252011-12-01 17:41:36 +01002032
Takashi Iwai82b1d732011-12-20 15:53:07 +01002033 hdmi_present_sense(per_pin, 0);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002034 }
2035
Takashi Iwaid45e6882012-07-31 11:36:00 +02002036 /* add channel maps */
2037 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
2038 struct snd_pcm_chmap *chmap;
2039 struct snd_kcontrol *kctl;
2040 int i;
Takashi Iwai2ca320e2013-08-22 09:55:36 +02002041
2042 if (!codec->pcm_info[pin_idx].pcm)
2043 break;
Takashi Iwaid45e6882012-07-31 11:36:00 +02002044 err = snd_pcm_add_chmap_ctls(codec->pcm_info[pin_idx].pcm,
2045 SNDRV_PCM_STREAM_PLAYBACK,
2046 NULL, 0, pin_idx, &chmap);
2047 if (err < 0)
2048 return err;
2049 /* override handlers */
2050 chmap->private_data = codec;
2051 kctl = chmap->kctl;
2052 for (i = 0; i < kctl->count; i++)
2053 kctl->vd[i].access |= SNDRV_CTL_ELEM_ACCESS_WRITE;
2054 kctl->info = hdmi_chmap_ctl_info;
2055 kctl->get = hdmi_chmap_ctl_get;
2056 kctl->put = hdmi_chmap_ctl_put;
2057 kctl->tlv.c = hdmi_chmap_ctl_tlv;
2058 }
2059
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002060 return 0;
2061}
2062
Takashi Iwai8b8d6542012-06-20 16:32:22 +02002063static int generic_hdmi_init_per_pins(struct hda_codec *codec)
2064{
2065 struct hdmi_spec *spec = codec->spec;
2066 int pin_idx;
2067
2068 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002069 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
Takashi Iwai8b8d6542012-06-20 16:32:22 +02002070
2071 per_pin->codec = codec;
Takashi Iwaia4e9a382013-10-17 18:21:12 +02002072 mutex_init(&per_pin->lock);
Takashi Iwai8b8d6542012-06-20 16:32:22 +02002073 INIT_DELAYED_WORK(&per_pin->work, hdmi_repoll_eld);
Takashi Iwaia4e9a382013-10-17 18:21:12 +02002074 eld_proc_new(per_pin, pin_idx);
Takashi Iwai8b8d6542012-06-20 16:32:22 +02002075 }
2076 return 0;
2077}
2078
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002079static int generic_hdmi_init(struct hda_codec *codec)
2080{
2081 struct hdmi_spec *spec = codec->spec;
Stephen Warren384a48d2011-06-01 11:14:21 -06002082 int pin_idx;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002083
Stephen Warren384a48d2011-06-01 11:14:21 -06002084 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002085 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
Stephen Warren384a48d2011-06-01 11:14:21 -06002086 hda_nid_t pin_nid = per_pin->pin_nid;
Stephen Warren384a48d2011-06-01 11:14:21 -06002087
2088 hdmi_init_pin(codec, pin_nid);
David Henningsson20ce9022013-12-04 10:19:41 +08002089 snd_hda_jack_detect_enable_callback(codec, pin_nid, pin_nid,
2090 codec->jackpoll_interval > 0 ? jack_callback : NULL);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002091 }
2092 return 0;
2093}
2094
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002095static void hdmi_array_init(struct hdmi_spec *spec, int nums)
2096{
2097 snd_array_init(&spec->pins, sizeof(struct hdmi_spec_per_pin), nums);
2098 snd_array_init(&spec->cvts, sizeof(struct hdmi_spec_per_cvt), nums);
2099 snd_array_init(&spec->pcm_rec, sizeof(struct hda_pcm), nums);
2100}
2101
2102static void hdmi_array_free(struct hdmi_spec *spec)
2103{
2104 snd_array_free(&spec->pins);
2105 snd_array_free(&spec->cvts);
2106 snd_array_free(&spec->pcm_rec);
2107}
2108
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002109static void generic_hdmi_free(struct hda_codec *codec)
2110{
2111 struct hdmi_spec *spec = codec->spec;
Stephen Warren384a48d2011-06-01 11:14:21 -06002112 int pin_idx;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002113
Stephen Warren384a48d2011-06-01 11:14:21 -06002114 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002115 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
Stephen Warren384a48d2011-06-01 11:14:21 -06002116
Wu Fengguang744626d2011-11-16 16:29:47 +08002117 cancel_delayed_work(&per_pin->work);
Takashi Iwaia4e9a382013-10-17 18:21:12 +02002118 eld_proc_free(per_pin);
Stephen Warren384a48d2011-06-01 11:14:21 -06002119 }
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002120
Wu Fengguang744626d2011-11-16 16:29:47 +08002121 flush_workqueue(codec->bus->workq);
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002122 hdmi_array_free(spec);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002123 kfree(spec);
2124}
2125
Wang Xingchao28cb72e2013-06-24 07:45:23 -04002126#ifdef CONFIG_PM
2127static int generic_hdmi_resume(struct hda_codec *codec)
2128{
2129 struct hdmi_spec *spec = codec->spec;
2130 int pin_idx;
2131
2132 generic_hdmi_init(codec);
2133 snd_hda_codec_resume_amp(codec);
2134 snd_hda_codec_resume_cache(codec);
2135
2136 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
2137 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
2138 hdmi_present_sense(per_pin, 1);
2139 }
2140 return 0;
2141}
2142#endif
2143
Takashi Iwaifb79e1e2011-05-02 12:17:41 +02002144static const struct hda_codec_ops generic_hdmi_patch_ops = {
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002145 .init = generic_hdmi_init,
2146 .free = generic_hdmi_free,
2147 .build_pcms = generic_hdmi_build_pcms,
2148 .build_controls = generic_hdmi_build_controls,
2149 .unsol_event = hdmi_unsol_event,
Wang Xingchao28cb72e2013-06-24 07:45:23 -04002150#ifdef CONFIG_PM
2151 .resume = generic_hdmi_resume,
2152#endif
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002153};
2154
Anssi Hannula307229d2013-10-24 21:10:34 +03002155static const struct hdmi_ops generic_standard_hdmi_ops = {
2156 .pin_get_eld = snd_hdmi_get_eld,
2157 .pin_get_slot_channel = hdmi_pin_get_slot_channel,
2158 .pin_set_slot_channel = hdmi_pin_set_slot_channel,
2159 .pin_setup_infoframe = hdmi_pin_setup_infoframe,
2160 .pin_hbr_setup = hdmi_pin_hbr_setup,
2161 .setup_stream = hdmi_setup_stream,
2162 .chmap_cea_alloc_validate_get_type = hdmi_chmap_cea_alloc_validate_get_type,
2163 .cea_alloc_to_tlv_chmap = hdmi_cea_alloc_to_tlv_chmap,
2164};
2165
Takashi Iwaic88d4e82013-02-08 17:10:04 -05002166
2167static void intel_haswell_fixup_connect_list(struct hda_codec *codec,
2168 hda_nid_t nid)
Mengdong Lin6ffe1682012-12-18 16:59:15 -05002169{
Takashi Iwaic88d4e82013-02-08 17:10:04 -05002170 struct hdmi_spec *spec = codec->spec;
2171 hda_nid_t conns[4];
2172 int nconns;
Mengdong Lin6ffe1682012-12-18 16:59:15 -05002173
Takashi Iwaic88d4e82013-02-08 17:10:04 -05002174 nconns = snd_hda_get_connections(codec, nid, conns, ARRAY_SIZE(conns));
2175 if (nconns == spec->num_cvts &&
2176 !memcmp(conns, spec->cvt_nids, spec->num_cvts * sizeof(hda_nid_t)))
Mengdong Lin6ffe1682012-12-18 16:59:15 -05002177 return;
2178
Takashi Iwaic88d4e82013-02-08 17:10:04 -05002179 /* override pins connection list */
2180 snd_printdd("hdmi: haswell: override pin connection 0x%x\n", nid);
2181 snd_hda_override_conn_list(codec, nid, spec->num_cvts, spec->cvt_nids);
Mengdong Lin6ffe1682012-12-18 16:59:15 -05002182}
2183
Mengdong Lin1611a9c2013-02-08 17:09:52 -05002184#define INTEL_VENDOR_NID 0x08
2185#define INTEL_GET_VENDOR_VERB 0xf81
2186#define INTEL_SET_VENDOR_VERB 0x781
2187#define INTEL_EN_DP12 0x02 /* enable DP 1.2 features */
2188#define INTEL_EN_ALL_PIN_CVTS 0x01 /* enable 2nd & 3rd pins and convertors */
2189
2190static void intel_haswell_enable_all_pins(struct hda_codec *codec,
Takashi Iwai17df3f52013-05-08 08:09:34 +02002191 bool update_tree)
Mengdong Lin1611a9c2013-02-08 17:09:52 -05002192{
2193 unsigned int vendor_param;
2194
Mengdong Lin1611a9c2013-02-08 17:09:52 -05002195 vendor_param = snd_hda_codec_read(codec, INTEL_VENDOR_NID, 0,
2196 INTEL_GET_VENDOR_VERB, 0);
2197 if (vendor_param == -1 || vendor_param & INTEL_EN_ALL_PIN_CVTS)
2198 return;
2199
2200 vendor_param |= INTEL_EN_ALL_PIN_CVTS;
2201 vendor_param = snd_hda_codec_read(codec, INTEL_VENDOR_NID, 0,
2202 INTEL_SET_VENDOR_VERB, vendor_param);
2203 if (vendor_param == -1)
2204 return;
2205
Takashi Iwai17df3f52013-05-08 08:09:34 +02002206 if (update_tree)
2207 snd_hda_codec_update_widgets(codec);
Mengdong Lin1611a9c2013-02-08 17:09:52 -05002208}
2209
Takashi Iwaic88d4e82013-02-08 17:10:04 -05002210static void intel_haswell_fixup_enable_dp12(struct hda_codec *codec)
2211{
2212 unsigned int vendor_param;
2213
2214 vendor_param = snd_hda_codec_read(codec, INTEL_VENDOR_NID, 0,
2215 INTEL_GET_VENDOR_VERB, 0);
2216 if (vendor_param == -1 || vendor_param & INTEL_EN_DP12)
2217 return;
2218
2219 /* enable DP1.2 mode */
2220 vendor_param |= INTEL_EN_DP12;
2221 snd_hda_codec_write_cache(codec, INTEL_VENDOR_NID, 0,
2222 INTEL_SET_VENDOR_VERB, vendor_param);
2223}
2224
Takashi Iwai17df3f52013-05-08 08:09:34 +02002225/* Haswell needs to re-issue the vendor-specific verbs before turning to D0.
2226 * Otherwise you may get severe h/w communication errors.
2227 */
2228static void haswell_set_power_state(struct hda_codec *codec, hda_nid_t fg,
2229 unsigned int power_state)
2230{
2231 if (power_state == AC_PWRST_D0) {
2232 intel_haswell_enable_all_pins(codec, false);
2233 intel_haswell_fixup_enable_dp12(codec);
2234 }
Takashi Iwaic88d4e82013-02-08 17:10:04 -05002235
Takashi Iwai17df3f52013-05-08 08:09:34 +02002236 snd_hda_codec_read(codec, fg, 0, AC_VERB_SET_POWER_STATE, power_state);
2237 snd_hda_codec_set_power_to_all(codec, fg, power_state);
2238}
Mengdong Lin6ffe1682012-12-18 16:59:15 -05002239
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002240static int patch_generic_hdmi(struct hda_codec *codec)
2241{
2242 struct hdmi_spec *spec;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002243
2244 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2245 if (spec == NULL)
2246 return -ENOMEM;
2247
Anssi Hannula307229d2013-10-24 21:10:34 +03002248 spec->ops = generic_standard_hdmi_ops;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002249 codec->spec = spec;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002250 hdmi_array_init(spec, 4);
Mengdong Lin6ffe1682012-12-18 16:59:15 -05002251
Mengdong Linfb87fa32013-09-04 16:36:57 -04002252 if (is_haswell(codec)) {
Takashi Iwai17df3f52013-05-08 08:09:34 +02002253 intel_haswell_enable_all_pins(codec, true);
Takashi Iwaic88d4e82013-02-08 17:10:04 -05002254 intel_haswell_fixup_enable_dp12(codec);
Takashi Iwai17df3f52013-05-08 08:09:34 +02002255 }
Mengdong Lin6ffe1682012-12-18 16:59:15 -05002256
Mengdong Lin5b8620b2013-12-05 18:35:48 -05002257 if (is_haswell(codec) || is_valleyview(codec)) {
2258 codec->depop_delay = 0;
2259 }
2260
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002261 if (hdmi_parse_codec(codec) < 0) {
2262 codec->spec = NULL;
2263 kfree(spec);
2264 return -EINVAL;
2265 }
2266 codec->patch_ops = generic_hdmi_patch_ops;
Mengdong Linfb87fa32013-09-04 16:36:57 -04002267 if (is_haswell(codec)) {
Takashi Iwai17df3f52013-05-08 08:09:34 +02002268 codec->patch_ops.set_power_state = haswell_set_power_state;
Mengdong Lin5dc989b2013-08-26 21:35:41 -04002269 codec->dp_mst = true;
2270 }
Takashi Iwai17df3f52013-05-08 08:09:34 +02002271
Takashi Iwai8b8d6542012-06-20 16:32:22 +02002272 generic_hdmi_init_per_pins(codec);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002273
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002274 init_channel_allocations();
2275
2276 return 0;
2277}
2278
2279/*
Stephen Warren3aaf8982011-06-01 11:14:19 -06002280 * Shared non-generic implementations
2281 */
2282
2283static int simple_playback_build_pcms(struct hda_codec *codec)
2284{
2285 struct hdmi_spec *spec = codec->spec;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002286 struct hda_pcm *info;
Takashi Iwai8ceb3322012-06-21 08:23:27 +02002287 unsigned int chans;
2288 struct hda_pcm_stream *pstr;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002289 struct hdmi_spec_per_cvt *per_cvt;
Stephen Warren3aaf8982011-06-01 11:14:19 -06002290
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002291 per_cvt = get_cvt(spec, 0);
2292 chans = get_wcaps(codec, per_cvt->cvt_nid);
Takashi Iwai8ceb3322012-06-21 08:23:27 +02002293 chans = get_wcaps_channels(chans);
Stephen Warren3aaf8982011-06-01 11:14:19 -06002294
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002295 info = snd_array_new(&spec->pcm_rec);
2296 if (!info)
2297 return -ENOMEM;
2298 info->name = get_pin(spec, 0)->pcm_name;
2299 sprintf(info->name, "HDMI 0");
Takashi Iwai8ceb3322012-06-21 08:23:27 +02002300 info->pcm_type = HDA_PCM_TYPE_HDMI;
2301 pstr = &info->stream[SNDRV_PCM_STREAM_PLAYBACK];
2302 *pstr = spec->pcm_playback;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002303 pstr->nid = per_cvt->cvt_nid;
Takashi Iwai8ceb3322012-06-21 08:23:27 +02002304 if (pstr->channels_max <= 2 && chans && chans <= 16)
2305 pstr->channels_max = chans;
Stephen Warren3aaf8982011-06-01 11:14:19 -06002306
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002307 codec->num_pcms = 1;
2308 codec->pcm_info = info;
2309
Stephen Warren3aaf8982011-06-01 11:14:19 -06002310 return 0;
2311}
2312
Takashi Iwai4b6ace92012-06-15 11:53:32 +02002313/* unsolicited event for jack sensing */
2314static void simple_hdmi_unsol_event(struct hda_codec *codec,
2315 unsigned int res)
2316{
Takashi Iwai9dd8cf12012-06-21 10:43:15 +02002317 snd_hda_jack_set_dirty_all(codec);
Takashi Iwai4b6ace92012-06-15 11:53:32 +02002318 snd_hda_jack_report_sync(codec);
2319}
2320
2321/* generic_hdmi_build_jack can be used for simple_hdmi, too,
2322 * as long as spec->pins[] is set correctly
2323 */
2324#define simple_hdmi_build_jack generic_hdmi_build_jack
2325
Stephen Warren3aaf8982011-06-01 11:14:19 -06002326static int simple_playback_build_controls(struct hda_codec *codec)
2327{
2328 struct hdmi_spec *spec = codec->spec;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002329 struct hdmi_spec_per_cvt *per_cvt;
Stephen Warren3aaf8982011-06-01 11:14:19 -06002330 int err;
Stephen Warren3aaf8982011-06-01 11:14:19 -06002331
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002332 per_cvt = get_cvt(spec, 0);
Anssi Hannulac9a63382013-12-10 22:46:34 +02002333 err = snd_hda_create_dig_out_ctls(codec, per_cvt->cvt_nid,
2334 per_cvt->cvt_nid,
2335 HDA_PCM_TYPE_HDMI);
Takashi Iwai8ceb3322012-06-21 08:23:27 +02002336 if (err < 0)
2337 return err;
2338 return simple_hdmi_build_jack(codec, 0);
Stephen Warren3aaf8982011-06-01 11:14:19 -06002339}
2340
Takashi Iwai4f0110c2012-06-15 12:45:43 +02002341static int simple_playback_init(struct hda_codec *codec)
2342{
2343 struct hdmi_spec *spec = codec->spec;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002344 struct hdmi_spec_per_pin *per_pin = get_pin(spec, 0);
2345 hda_nid_t pin = per_pin->pin_nid;
Takashi Iwai4f0110c2012-06-15 12:45:43 +02002346
Takashi Iwai8ceb3322012-06-21 08:23:27 +02002347 snd_hda_codec_write(codec, pin, 0,
2348 AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT);
2349 /* some codecs require to unmute the pin */
2350 if (get_wcaps(codec, pin) & AC_WCAP_OUT_AMP)
2351 snd_hda_codec_write(codec, pin, 0, AC_VERB_SET_AMP_GAIN_MUTE,
2352 AMP_OUT_UNMUTE);
2353 snd_hda_jack_detect_enable(codec, pin, pin);
Takashi Iwai4f0110c2012-06-15 12:45:43 +02002354 return 0;
2355}
2356
Stephen Warren3aaf8982011-06-01 11:14:19 -06002357static void simple_playback_free(struct hda_codec *codec)
2358{
2359 struct hdmi_spec *spec = codec->spec;
2360
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002361 hdmi_array_free(spec);
Stephen Warren3aaf8982011-06-01 11:14:19 -06002362 kfree(spec);
2363}
2364
2365/*
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002366 * Nvidia specific implementations
2367 */
2368
2369#define Nv_VERB_SET_Channel_Allocation 0xF79
2370#define Nv_VERB_SET_Info_Frame_Checksum 0xF7A
2371#define Nv_VERB_SET_Audio_Protection_On 0xF98
2372#define Nv_VERB_SET_Audio_Protection_Off 0xF99
2373
2374#define nvhdmi_master_con_nid_7x 0x04
2375#define nvhdmi_master_pin_nid_7x 0x05
2376
Takashi Iwaifb79e1e2011-05-02 12:17:41 +02002377static const hda_nid_t nvhdmi_con_nids_7x[4] = {
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002378 /*front, rear, clfe, rear_surr */
2379 0x6, 0x8, 0xa, 0xc,
2380};
2381
Takashi Iwaiceaa86b2012-06-15 14:38:31 +02002382static const struct hda_verb nvhdmi_basic_init_7x_2ch[] = {
2383 /* set audio protect on */
2384 { 0x1, Nv_VERB_SET_Audio_Protection_On, 0x1},
2385 /* enable digital output on pin widget */
2386 { 0x5, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2387 {} /* terminator */
2388};
2389
2390static const struct hda_verb nvhdmi_basic_init_7x_8ch[] = {
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002391 /* set audio protect on */
2392 { 0x1, Nv_VERB_SET_Audio_Protection_On, 0x1},
2393 /* enable digital output on pin widget */
2394 { 0x5, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2395 { 0x7, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2396 { 0x9, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2397 { 0xb, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2398 { 0xd, AC_VERB_SET_PIN_WIDGET_CONTROL, PIN_OUT | 0x5 },
2399 {} /* terminator */
2400};
2401
2402#ifdef LIMITED_RATE_FMT_SUPPORT
2403/* support only the safe format and rate */
2404#define SUPPORTED_RATES SNDRV_PCM_RATE_48000
2405#define SUPPORTED_MAXBPS 16
2406#define SUPPORTED_FORMATS SNDRV_PCM_FMTBIT_S16_LE
2407#else
2408/* support all rates and formats */
2409#define SUPPORTED_RATES \
2410 (SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_48000 |\
2411 SNDRV_PCM_RATE_88200 | SNDRV_PCM_RATE_96000 | SNDRV_PCM_RATE_176400 |\
2412 SNDRV_PCM_RATE_192000)
2413#define SUPPORTED_MAXBPS 24
2414#define SUPPORTED_FORMATS \
2415 (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S32_LE)
2416#endif
2417
Takashi Iwaiceaa86b2012-06-15 14:38:31 +02002418static int nvhdmi_7x_init_2ch(struct hda_codec *codec)
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002419{
Takashi Iwaiceaa86b2012-06-15 14:38:31 +02002420 snd_hda_sequence_write(codec, nvhdmi_basic_init_7x_2ch);
2421 return 0;
2422}
2423
2424static int nvhdmi_7x_init_8ch(struct hda_codec *codec)
2425{
2426 snd_hda_sequence_write(codec, nvhdmi_basic_init_7x_8ch);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002427 return 0;
2428}
2429
Nitin Daga393004b2011-01-10 21:49:31 +05302430static unsigned int channels_2_6_8[] = {
2431 2, 6, 8
2432};
2433
2434static unsigned int channels_2_8[] = {
2435 2, 8
2436};
2437
2438static struct snd_pcm_hw_constraint_list hw_constraints_2_6_8_channels = {
2439 .count = ARRAY_SIZE(channels_2_6_8),
2440 .list = channels_2_6_8,
2441 .mask = 0,
2442};
2443
2444static struct snd_pcm_hw_constraint_list hw_constraints_2_8_channels = {
2445 .count = ARRAY_SIZE(channels_2_8),
2446 .list = channels_2_8,
2447 .mask = 0,
2448};
2449
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002450static int simple_playback_pcm_open(struct hda_pcm_stream *hinfo,
2451 struct hda_codec *codec,
2452 struct snd_pcm_substream *substream)
2453{
2454 struct hdmi_spec *spec = codec->spec;
Nitin Daga393004b2011-01-10 21:49:31 +05302455 struct snd_pcm_hw_constraint_list *hw_constraints_channels = NULL;
2456
2457 switch (codec->preset->id) {
2458 case 0x10de0002:
2459 case 0x10de0003:
2460 case 0x10de0005:
2461 case 0x10de0006:
2462 hw_constraints_channels = &hw_constraints_2_8_channels;
2463 break;
2464 case 0x10de0007:
2465 hw_constraints_channels = &hw_constraints_2_6_8_channels;
2466 break;
2467 default:
2468 break;
2469 }
2470
2471 if (hw_constraints_channels != NULL) {
2472 snd_pcm_hw_constraint_list(substream->runtime, 0,
2473 SNDRV_PCM_HW_PARAM_CHANNELS,
2474 hw_constraints_channels);
Takashi Iwaiad09fc92011-01-14 09:42:27 +01002475 } else {
2476 snd_pcm_hw_constraint_step(substream->runtime, 0,
2477 SNDRV_PCM_HW_PARAM_CHANNELS, 2);
Nitin Daga393004b2011-01-10 21:49:31 +05302478 }
2479
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002480 return snd_hda_multi_out_dig_open(codec, &spec->multiout);
2481}
2482
2483static int simple_playback_pcm_close(struct hda_pcm_stream *hinfo,
2484 struct hda_codec *codec,
2485 struct snd_pcm_substream *substream)
2486{
2487 struct hdmi_spec *spec = codec->spec;
2488 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
2489}
2490
2491static int simple_playback_pcm_prepare(struct hda_pcm_stream *hinfo,
2492 struct hda_codec *codec,
2493 unsigned int stream_tag,
2494 unsigned int format,
2495 struct snd_pcm_substream *substream)
2496{
2497 struct hdmi_spec *spec = codec->spec;
2498 return snd_hda_multi_out_dig_prepare(codec, &spec->multiout,
2499 stream_tag, format, substream);
2500}
2501
Takashi Iwaid0b12522012-06-15 14:34:42 +02002502static const struct hda_pcm_stream simple_pcm_playback = {
2503 .substreams = 1,
2504 .channels_min = 2,
2505 .channels_max = 2,
2506 .ops = {
2507 .open = simple_playback_pcm_open,
2508 .close = simple_playback_pcm_close,
2509 .prepare = simple_playback_pcm_prepare
2510 },
2511};
2512
2513static const struct hda_codec_ops simple_hdmi_patch_ops = {
2514 .build_controls = simple_playback_build_controls,
2515 .build_pcms = simple_playback_build_pcms,
2516 .init = simple_playback_init,
2517 .free = simple_playback_free,
Takashi Iwai250e41a2012-06-15 14:40:21 +02002518 .unsol_event = simple_hdmi_unsol_event,
Takashi Iwaid0b12522012-06-15 14:34:42 +02002519};
2520
2521static int patch_simple_hdmi(struct hda_codec *codec,
2522 hda_nid_t cvt_nid, hda_nid_t pin_nid)
2523{
2524 struct hdmi_spec *spec;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002525 struct hdmi_spec_per_cvt *per_cvt;
2526 struct hdmi_spec_per_pin *per_pin;
Takashi Iwaid0b12522012-06-15 14:34:42 +02002527
2528 spec = kzalloc(sizeof(*spec), GFP_KERNEL);
2529 if (!spec)
2530 return -ENOMEM;
2531
2532 codec->spec = spec;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002533 hdmi_array_init(spec, 1);
Takashi Iwaid0b12522012-06-15 14:34:42 +02002534
2535 spec->multiout.num_dacs = 0; /* no analog */
2536 spec->multiout.max_channels = 2;
2537 spec->multiout.dig_out_nid = cvt_nid;
2538 spec->num_cvts = 1;
2539 spec->num_pins = 1;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002540 per_pin = snd_array_new(&spec->pins);
2541 per_cvt = snd_array_new(&spec->cvts);
2542 if (!per_pin || !per_cvt) {
2543 simple_playback_free(codec);
2544 return -ENOMEM;
2545 }
2546 per_cvt->cvt_nid = cvt_nid;
2547 per_pin->pin_nid = pin_nid;
Takashi Iwaid0b12522012-06-15 14:34:42 +02002548 spec->pcm_playback = simple_pcm_playback;
2549
2550 codec->patch_ops = simple_hdmi_patch_ops;
2551
2552 return 0;
2553}
2554
Aaron Plattner1f348522011-04-06 17:19:04 -07002555static void nvhdmi_8ch_7x_set_info_frame_parameters(struct hda_codec *codec,
2556 int channels)
2557{
2558 unsigned int chanmask;
2559 int chan = channels ? (channels - 1) : 1;
2560
2561 switch (channels) {
2562 default:
2563 case 0:
2564 case 2:
2565 chanmask = 0x00;
2566 break;
2567 case 4:
2568 chanmask = 0x08;
2569 break;
2570 case 6:
2571 chanmask = 0x0b;
2572 break;
2573 case 8:
2574 chanmask = 0x13;
2575 break;
2576 }
2577
2578 /* Set the audio infoframe channel allocation and checksum fields. The
2579 * channel count is computed implicitly by the hardware. */
2580 snd_hda_codec_write(codec, 0x1, 0,
2581 Nv_VERB_SET_Channel_Allocation, chanmask);
2582
2583 snd_hda_codec_write(codec, 0x1, 0,
2584 Nv_VERB_SET_Info_Frame_Checksum,
2585 (0x71 - chan - chanmask));
2586}
2587
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002588static int nvhdmi_8ch_7x_pcm_close(struct hda_pcm_stream *hinfo,
2589 struct hda_codec *codec,
2590 struct snd_pcm_substream *substream)
2591{
2592 struct hdmi_spec *spec = codec->spec;
2593 int i;
2594
2595 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x,
2596 0, AC_VERB_SET_CHANNEL_STREAMID, 0);
2597 for (i = 0; i < 4; i++) {
2598 /* set the stream id */
2599 snd_hda_codec_write(codec, nvhdmi_con_nids_7x[i], 0,
2600 AC_VERB_SET_CHANNEL_STREAMID, 0);
2601 /* set the stream format */
2602 snd_hda_codec_write(codec, nvhdmi_con_nids_7x[i], 0,
2603 AC_VERB_SET_STREAM_FORMAT, 0);
2604 }
2605
Aaron Plattner1f348522011-04-06 17:19:04 -07002606 /* The audio hardware sends a channel count of 0x7 (8ch) when all the
2607 * streams are disabled. */
2608 nvhdmi_8ch_7x_set_info_frame_parameters(codec, 8);
2609
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002610 return snd_hda_multi_out_dig_close(codec, &spec->multiout);
2611}
2612
2613static int nvhdmi_8ch_7x_pcm_prepare(struct hda_pcm_stream *hinfo,
2614 struct hda_codec *codec,
2615 unsigned int stream_tag,
2616 unsigned int format,
2617 struct snd_pcm_substream *substream)
2618{
2619 int chs;
Takashi Iwai112daa72011-11-02 21:40:06 +01002620 unsigned int dataDCC2, channel_id;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002621 int i;
Stephen Warren7c9359762011-06-01 11:14:17 -06002622 struct hdmi_spec *spec = codec->spec;
Takashi Iwaie3245cd2012-05-10 10:21:29 +02002623 struct hda_spdif_out *spdif;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002624 struct hdmi_spec_per_cvt *per_cvt;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002625
2626 mutex_lock(&codec->spdif_mutex);
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002627 per_cvt = get_cvt(spec, 0);
2628 spdif = snd_hda_spdif_out_of_nid(codec, per_cvt->cvt_nid);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002629
2630 chs = substream->runtime->channels;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002631
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002632 dataDCC2 = 0x2;
2633
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002634 /* turn off SPDIF once; otherwise the IEC958 bits won't be updated */
Stephen Warren7c9359762011-06-01 11:14:17 -06002635 if (codec->spdif_status_reset && (spdif->ctls & AC_DIG1_ENABLE))
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002636 snd_hda_codec_write(codec,
2637 nvhdmi_master_con_nid_7x,
2638 0,
2639 AC_VERB_SET_DIGI_CONVERT_1,
Stephen Warren7c9359762011-06-01 11:14:17 -06002640 spdif->ctls & ~AC_DIG1_ENABLE & 0xff);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002641
2642 /* set the stream id */
2643 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x, 0,
2644 AC_VERB_SET_CHANNEL_STREAMID, (stream_tag << 4) | 0x0);
2645
2646 /* set the stream format */
2647 snd_hda_codec_write(codec, nvhdmi_master_con_nid_7x, 0,
2648 AC_VERB_SET_STREAM_FORMAT, format);
2649
2650 /* turn on again (if needed) */
2651 /* enable and set the channel status audio/data flag */
Stephen Warren7c9359762011-06-01 11:14:17 -06002652 if (codec->spdif_status_reset && (spdif->ctls & AC_DIG1_ENABLE)) {
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002653 snd_hda_codec_write(codec,
2654 nvhdmi_master_con_nid_7x,
2655 0,
2656 AC_VERB_SET_DIGI_CONVERT_1,
Stephen Warren7c9359762011-06-01 11:14:17 -06002657 spdif->ctls & 0xff);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002658 snd_hda_codec_write(codec,
2659 nvhdmi_master_con_nid_7x,
2660 0,
2661 AC_VERB_SET_DIGI_CONVERT_2, dataDCC2);
2662 }
2663
2664 for (i = 0; i < 4; i++) {
2665 if (chs == 2)
2666 channel_id = 0;
2667 else
2668 channel_id = i * 2;
2669
2670 /* turn off SPDIF once;
2671 *otherwise the IEC958 bits won't be updated
2672 */
2673 if (codec->spdif_status_reset &&
Stephen Warren7c9359762011-06-01 11:14:17 -06002674 (spdif->ctls & AC_DIG1_ENABLE))
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002675 snd_hda_codec_write(codec,
2676 nvhdmi_con_nids_7x[i],
2677 0,
2678 AC_VERB_SET_DIGI_CONVERT_1,
Stephen Warren7c9359762011-06-01 11:14:17 -06002679 spdif->ctls & ~AC_DIG1_ENABLE & 0xff);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002680 /* set the stream id */
2681 snd_hda_codec_write(codec,
2682 nvhdmi_con_nids_7x[i],
2683 0,
2684 AC_VERB_SET_CHANNEL_STREAMID,
2685 (stream_tag << 4) | channel_id);
2686 /* set the stream format */
2687 snd_hda_codec_write(codec,
2688 nvhdmi_con_nids_7x[i],
2689 0,
2690 AC_VERB_SET_STREAM_FORMAT,
2691 format);
2692 /* turn on again (if needed) */
2693 /* enable and set the channel status audio/data flag */
2694 if (codec->spdif_status_reset &&
Stephen Warren7c9359762011-06-01 11:14:17 -06002695 (spdif->ctls & AC_DIG1_ENABLE)) {
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002696 snd_hda_codec_write(codec,
2697 nvhdmi_con_nids_7x[i],
2698 0,
2699 AC_VERB_SET_DIGI_CONVERT_1,
Stephen Warren7c9359762011-06-01 11:14:17 -06002700 spdif->ctls & 0xff);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002701 snd_hda_codec_write(codec,
2702 nvhdmi_con_nids_7x[i],
2703 0,
2704 AC_VERB_SET_DIGI_CONVERT_2, dataDCC2);
2705 }
2706 }
2707
Aaron Plattner1f348522011-04-06 17:19:04 -07002708 nvhdmi_8ch_7x_set_info_frame_parameters(codec, chs);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002709
2710 mutex_unlock(&codec->spdif_mutex);
2711 return 0;
2712}
2713
Takashi Iwaifb79e1e2011-05-02 12:17:41 +02002714static const struct hda_pcm_stream nvhdmi_pcm_playback_8ch_7x = {
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002715 .substreams = 1,
2716 .channels_min = 2,
2717 .channels_max = 8,
2718 .nid = nvhdmi_master_con_nid_7x,
2719 .rates = SUPPORTED_RATES,
2720 .maxbps = SUPPORTED_MAXBPS,
2721 .formats = SUPPORTED_FORMATS,
2722 .ops = {
2723 .open = simple_playback_pcm_open,
2724 .close = nvhdmi_8ch_7x_pcm_close,
2725 .prepare = nvhdmi_8ch_7x_pcm_prepare
2726 },
2727};
2728
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002729static int patch_nvhdmi_2ch(struct hda_codec *codec)
2730{
2731 struct hdmi_spec *spec;
Takashi Iwaid0b12522012-06-15 14:34:42 +02002732 int err = patch_simple_hdmi(codec, nvhdmi_master_con_nid_7x,
2733 nvhdmi_master_pin_nid_7x);
2734 if (err < 0)
2735 return err;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002736
Takashi Iwaiceaa86b2012-06-15 14:38:31 +02002737 codec->patch_ops.init = nvhdmi_7x_init_2ch;
Takashi Iwaid0b12522012-06-15 14:34:42 +02002738 /* override the PCM rates, etc, as the codec doesn't give full list */
2739 spec = codec->spec;
2740 spec->pcm_playback.rates = SUPPORTED_RATES;
2741 spec->pcm_playback.maxbps = SUPPORTED_MAXBPS;
2742 spec->pcm_playback.formats = SUPPORTED_FORMATS;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002743 return 0;
2744}
2745
Takashi Iwai53775b02012-08-01 12:17:41 +02002746static int nvhdmi_7x_8ch_build_pcms(struct hda_codec *codec)
2747{
2748 struct hdmi_spec *spec = codec->spec;
2749 int err = simple_playback_build_pcms(codec);
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002750 if (!err) {
2751 struct hda_pcm *info = get_pcm_rec(spec, 0);
2752 info->own_chmap = true;
2753 }
Takashi Iwai53775b02012-08-01 12:17:41 +02002754 return err;
2755}
2756
2757static int nvhdmi_7x_8ch_build_controls(struct hda_codec *codec)
2758{
2759 struct hdmi_spec *spec = codec->spec;
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002760 struct hda_pcm *info;
Takashi Iwai53775b02012-08-01 12:17:41 +02002761 struct snd_pcm_chmap *chmap;
2762 int err;
2763
2764 err = simple_playback_build_controls(codec);
2765 if (err < 0)
2766 return err;
2767
2768 /* add channel maps */
Takashi Iwaibce0d2a2013-03-13 14:40:31 +01002769 info = get_pcm_rec(spec, 0);
2770 err = snd_pcm_add_chmap_ctls(info->pcm,
Takashi Iwai53775b02012-08-01 12:17:41 +02002771 SNDRV_PCM_STREAM_PLAYBACK,
2772 snd_pcm_alt_chmaps, 8, 0, &chmap);
2773 if (err < 0)
2774 return err;
2775 switch (codec->preset->id) {
2776 case 0x10de0002:
2777 case 0x10de0003:
2778 case 0x10de0005:
2779 case 0x10de0006:
2780 chmap->channel_mask = (1U << 2) | (1U << 8);
2781 break;
2782 case 0x10de0007:
2783 chmap->channel_mask = (1U << 2) | (1U << 6) | (1U << 8);
2784 }
2785 return 0;
2786}
2787
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002788static int patch_nvhdmi_8ch_7x(struct hda_codec *codec)
2789{
2790 struct hdmi_spec *spec;
2791 int err = patch_nvhdmi_2ch(codec);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002792 if (err < 0)
2793 return err;
2794 spec = codec->spec;
2795 spec->multiout.max_channels = 8;
Takashi Iwaid0b12522012-06-15 14:34:42 +02002796 spec->pcm_playback = nvhdmi_pcm_playback_8ch_7x;
Takashi Iwaiceaa86b2012-06-15 14:38:31 +02002797 codec->patch_ops.init = nvhdmi_7x_init_8ch;
Takashi Iwai53775b02012-08-01 12:17:41 +02002798 codec->patch_ops.build_pcms = nvhdmi_7x_8ch_build_pcms;
2799 codec->patch_ops.build_controls = nvhdmi_7x_8ch_build_controls;
Aaron Plattner1f348522011-04-06 17:19:04 -07002800
2801 /* Initialize the audio infoframe channel mask and checksum to something
2802 * valid */
2803 nvhdmi_8ch_7x_set_info_frame_parameters(codec, 8);
2804
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002805 return 0;
2806}
2807
2808/*
Anssi Hannula611885b2013-11-03 17:15:00 +02002809 * NVIDIA codecs ignore ASP mapping for 2ch - confirmed on:
2810 * - 0x10de0015
2811 * - 0x10de0040
2812 */
2813static int nvhdmi_chmap_cea_alloc_validate_get_type(struct cea_channel_speaker_allocation *cap,
2814 int channels)
2815{
2816 if (cap->ca_index == 0x00 && channels == 2)
2817 return SNDRV_CTL_TLVT_CHMAP_FIXED;
2818
2819 return hdmi_chmap_cea_alloc_validate_get_type(cap, channels);
2820}
2821
2822static int nvhdmi_chmap_validate(int ca, int chs, unsigned char *map)
2823{
2824 if (ca == 0x00 && (map[0] != SNDRV_CHMAP_FL || map[1] != SNDRV_CHMAP_FR))
2825 return -EINVAL;
2826
2827 return 0;
2828}
2829
2830static int patch_nvhdmi(struct hda_codec *codec)
2831{
2832 struct hdmi_spec *spec;
2833 int err;
2834
2835 err = patch_generic_hdmi(codec);
2836 if (err)
2837 return err;
2838
2839 spec = codec->spec;
2840
2841 spec->ops.chmap_cea_alloc_validate_get_type =
2842 nvhdmi_chmap_cea_alloc_validate_get_type;
2843 spec->ops.chmap_validate = nvhdmi_chmap_validate;
2844
2845 return 0;
2846}
2847
2848/*
Anssi Hannula5a6135842013-10-24 21:10:35 +03002849 * ATI/AMD-specific implementations
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002850 */
2851
Anssi Hannula5a6135842013-10-24 21:10:35 +03002852#define is_amdhdmi_rev3_or_later(codec) \
2853 ((codec)->vendor_id == 0x1002aa01 && ((codec)->revision_id & 0xff00) >= 0x0300)
2854#define has_amd_full_remap_support(codec) is_amdhdmi_rev3_or_later(codec)
Takashi Iwai84eb01b2010-09-07 12:27:25 +02002855
Anssi Hannula5a6135842013-10-24 21:10:35 +03002856/* ATI/AMD specific HDA pin verbs, see the AMD HDA Verbs specification */
2857#define ATI_VERB_SET_CHANNEL_ALLOCATION 0x771
2858#define ATI_VERB_SET_DOWNMIX_INFO 0x772
2859#define ATI_VERB_SET_MULTICHANNEL_01 0x777
2860#define ATI_VERB_SET_MULTICHANNEL_23 0x778
2861#define ATI_VERB_SET_MULTICHANNEL_45 0x779
2862#define ATI_VERB_SET_MULTICHANNEL_67 0x77a
Anssi Hannula461cf6b2013-10-24 21:10:37 +03002863#define ATI_VERB_SET_HBR_CONTROL 0x77c
Anssi Hannula5a6135842013-10-24 21:10:35 +03002864#define ATI_VERB_SET_MULTICHANNEL_1 0x785
2865#define ATI_VERB_SET_MULTICHANNEL_3 0x786
2866#define ATI_VERB_SET_MULTICHANNEL_5 0x787
2867#define ATI_VERB_SET_MULTICHANNEL_7 0x788
2868#define ATI_VERB_SET_MULTICHANNEL_MODE 0x789
2869#define ATI_VERB_GET_CHANNEL_ALLOCATION 0xf71
2870#define ATI_VERB_GET_DOWNMIX_INFO 0xf72
2871#define ATI_VERB_GET_MULTICHANNEL_01 0xf77
2872#define ATI_VERB_GET_MULTICHANNEL_23 0xf78
2873#define ATI_VERB_GET_MULTICHANNEL_45 0xf79
2874#define ATI_VERB_GET_MULTICHANNEL_67 0xf7a
Anssi Hannula461cf6b2013-10-24 21:10:37 +03002875#define ATI_VERB_GET_HBR_CONTROL 0xf7c
Anssi Hannula5a6135842013-10-24 21:10:35 +03002876#define ATI_VERB_GET_MULTICHANNEL_1 0xf85
2877#define ATI_VERB_GET_MULTICHANNEL_3 0xf86
2878#define ATI_VERB_GET_MULTICHANNEL_5 0xf87
2879#define ATI_VERB_GET_MULTICHANNEL_7 0xf88
2880#define ATI_VERB_GET_MULTICHANNEL_MODE 0xf89
2881
Anssi Hannula84d69e72013-10-24 21:10:38 +03002882/* AMD specific HDA cvt verbs */
2883#define ATI_VERB_SET_RAMP_RATE 0x770
2884#define ATI_VERB_GET_RAMP_RATE 0xf70
2885
Anssi Hannula5a6135842013-10-24 21:10:35 +03002886#define ATI_OUT_ENABLE 0x1
2887
2888#define ATI_MULTICHANNEL_MODE_PAIRED 0
2889#define ATI_MULTICHANNEL_MODE_SINGLE 1
2890
Anssi Hannula461cf6b2013-10-24 21:10:37 +03002891#define ATI_HBR_CAPABLE 0x01
2892#define ATI_HBR_ENABLE 0x10
2893
Anssi Hannula89250f82013-10-24 21:10:36 +03002894static int atihdmi_pin_get_eld(struct hda_codec *codec, hda_nid_t nid,
2895 unsigned char *buf, int *eld_size)
2896{
2897 /* call hda_eld.c ATI/AMD-specific function */
2898 return snd_hdmi_get_eld_ati(codec, nid, buf, eld_size,
2899 is_amdhdmi_rev3_or_later(codec));
2900}
2901
Anssi Hannula5a6135842013-10-24 21:10:35 +03002902static void atihdmi_pin_setup_infoframe(struct hda_codec *codec, hda_nid_t pin_nid, int ca,
2903 int active_channels, int conn_type)
2904{
2905 snd_hda_codec_write(codec, pin_nid, 0, ATI_VERB_SET_CHANNEL_ALLOCATION, ca);
2906}
2907
2908static int atihdmi_paired_swap_fc_lfe(int pos)
2909{
2910 /*
2911 * ATI/AMD have automatic FC/LFE swap built-in
2912 * when in pairwise mapping mode.
2913 */
2914
2915 switch (pos) {
2916 /* see channel_allocations[].speakers[] */
2917 case 2: return 3;
2918 case 3: return 2;
2919 default: break;
2920 }
2921
2922 return pos;
2923}
2924
2925static int atihdmi_paired_chmap_validate(int ca, int chs, unsigned char *map)
2926{
2927 struct cea_channel_speaker_allocation *cap;
2928 int i, j;
2929
2930 /* check that only channel pairs need to be remapped on old pre-rev3 ATI/AMD */
2931
2932 cap = &channel_allocations[get_channel_allocation_order(ca)];
2933 for (i = 0; i < chs; ++i) {
2934 int mask = to_spk_mask(map[i]);
2935 bool ok = false;
2936 bool companion_ok = false;
2937
2938 if (!mask)
2939 continue;
2940
2941 for (j = 0 + i % 2; j < 8; j += 2) {
2942 int chan_idx = 7 - atihdmi_paired_swap_fc_lfe(j);
2943 if (cap->speakers[chan_idx] == mask) {
2944 /* channel is in a supported position */
2945 ok = true;
2946
2947 if (i % 2 == 0 && i + 1 < chs) {
2948 /* even channel, check the odd companion */
2949 int comp_chan_idx = 7 - atihdmi_paired_swap_fc_lfe(j + 1);
2950 int comp_mask_req = to_spk_mask(map[i+1]);
2951 int comp_mask_act = cap->speakers[comp_chan_idx];
2952
2953 if (comp_mask_req == comp_mask_act)
2954 companion_ok = true;
2955 else
2956 return -EINVAL;
2957 }
2958 break;
2959 }
2960 }
2961
2962 if (!ok)
2963 return -EINVAL;
2964
2965 if (companion_ok)
2966 i++; /* companion channel already checked */
2967 }
2968
2969 return 0;
2970}
2971
2972static int atihdmi_pin_set_slot_channel(struct hda_codec *codec, hda_nid_t pin_nid,
2973 int hdmi_slot, int stream_channel)
2974{
2975 int verb;
2976 int ati_channel_setup = 0;
2977
2978 if (hdmi_slot > 7)
2979 return -EINVAL;
2980
2981 if (!has_amd_full_remap_support(codec)) {
2982 hdmi_slot = atihdmi_paired_swap_fc_lfe(hdmi_slot);
2983
2984 /* In case this is an odd slot but without stream channel, do not
2985 * disable the slot since the corresponding even slot could have a
2986 * channel. In case neither have a channel, the slot pair will be
2987 * disabled when this function is called for the even slot. */
2988 if (hdmi_slot % 2 != 0 && stream_channel == 0xf)
2989 return 0;
2990
2991 hdmi_slot -= hdmi_slot % 2;
2992
2993 if (stream_channel != 0xf)
2994 stream_channel -= stream_channel % 2;
2995 }
2996
2997 verb = ATI_VERB_SET_MULTICHANNEL_01 + hdmi_slot/2 + (hdmi_slot % 2) * 0x00e;
2998
2999 /* ati_channel_setup format: [7..4] = stream_channel_id, [1] = mute, [0] = enable */
3000
3001 if (stream_channel != 0xf)
3002 ati_channel_setup = (stream_channel << 4) | ATI_OUT_ENABLE;
3003
3004 return snd_hda_codec_write(codec, pin_nid, 0, verb, ati_channel_setup);
3005}
3006
3007static int atihdmi_pin_get_slot_channel(struct hda_codec *codec, hda_nid_t pin_nid,
3008 int asp_slot)
3009{
3010 bool was_odd = false;
3011 int ati_asp_slot = asp_slot;
3012 int verb;
3013 int ati_channel_setup;
3014
3015 if (asp_slot > 7)
3016 return -EINVAL;
3017
3018 if (!has_amd_full_remap_support(codec)) {
3019 ati_asp_slot = atihdmi_paired_swap_fc_lfe(asp_slot);
3020 if (ati_asp_slot % 2 != 0) {
3021 ati_asp_slot -= 1;
3022 was_odd = true;
3023 }
3024 }
3025
3026 verb = ATI_VERB_GET_MULTICHANNEL_01 + ati_asp_slot/2 + (ati_asp_slot % 2) * 0x00e;
3027
3028 ati_channel_setup = snd_hda_codec_read(codec, pin_nid, 0, verb, 0);
3029
3030 if (!(ati_channel_setup & ATI_OUT_ENABLE))
3031 return 0xf;
3032
3033 return ((ati_channel_setup & 0xf0) >> 4) + !!was_odd;
3034}
3035
3036static int atihdmi_paired_chmap_cea_alloc_validate_get_type(struct cea_channel_speaker_allocation *cap,
3037 int channels)
3038{
3039 int c;
3040
3041 /*
3042 * Pre-rev3 ATI/AMD codecs operate in a paired channel mode, so
3043 * we need to take that into account (a single channel may take 2
3044 * channel slots if we need to carry a silent channel next to it).
3045 * On Rev3+ AMD codecs this function is not used.
3046 */
3047 int chanpairs = 0;
3048
3049 /* We only produce even-numbered channel count TLVs */
3050 if ((channels % 2) != 0)
3051 return -1;
3052
3053 for (c = 0; c < 7; c += 2) {
3054 if (cap->speakers[c] || cap->speakers[c+1])
3055 chanpairs++;
3056 }
3057
3058 if (chanpairs * 2 != channels)
3059 return -1;
3060
3061 return SNDRV_CTL_TLVT_CHMAP_PAIRED;
3062}
3063
3064static void atihdmi_paired_cea_alloc_to_tlv_chmap(struct cea_channel_speaker_allocation *cap,
3065 unsigned int *chmap, int channels)
3066{
3067 /* produce paired maps for pre-rev3 ATI/AMD codecs */
3068 int count = 0;
3069 int c;
3070
3071 for (c = 7; c >= 0; c--) {
3072 int chan = 7 - atihdmi_paired_swap_fc_lfe(7 - c);
3073 int spk = cap->speakers[chan];
3074 if (!spk) {
3075 /* add N/A channel if the companion channel is occupied */
3076 if (cap->speakers[chan + (chan % 2 ? -1 : 1)])
3077 chmap[count++] = SNDRV_CHMAP_NA;
3078
3079 continue;
3080 }
3081
3082 chmap[count++] = spk_to_chmap(spk);
3083 }
3084
3085 WARN_ON(count != channels);
3086}
3087
Anssi Hannula461cf6b2013-10-24 21:10:37 +03003088static int atihdmi_pin_hbr_setup(struct hda_codec *codec, hda_nid_t pin_nid,
3089 bool hbr)
3090{
3091 int hbr_ctl, hbr_ctl_new;
3092
3093 hbr_ctl = snd_hda_codec_read(codec, pin_nid, 0, ATI_VERB_GET_HBR_CONTROL, 0);
Anssi Hannula13122e62013-11-10 20:56:10 +02003094 if (hbr_ctl >= 0 && (hbr_ctl & ATI_HBR_CAPABLE)) {
Anssi Hannula461cf6b2013-10-24 21:10:37 +03003095 if (hbr)
3096 hbr_ctl_new = hbr_ctl | ATI_HBR_ENABLE;
3097 else
3098 hbr_ctl_new = hbr_ctl & ~ATI_HBR_ENABLE;
3099
3100 snd_printdd("atihdmi_pin_hbr_setup: "
3101 "NID=0x%x, %shbr-ctl=0x%x\n",
3102 pin_nid,
3103 hbr_ctl == hbr_ctl_new ? "" : "new-",
3104 hbr_ctl_new);
3105
3106 if (hbr_ctl != hbr_ctl_new)
3107 snd_hda_codec_write(codec, pin_nid, 0,
3108 ATI_VERB_SET_HBR_CONTROL,
3109 hbr_ctl_new);
3110
3111 } else if (hbr)
3112 return -EINVAL;
3113
3114 return 0;
3115}
3116
Anssi Hannula84d69e72013-10-24 21:10:38 +03003117static int atihdmi_setup_stream(struct hda_codec *codec, hda_nid_t cvt_nid,
3118 hda_nid_t pin_nid, u32 stream_tag, int format)
3119{
3120
3121 if (is_amdhdmi_rev3_or_later(codec)) {
3122 int ramp_rate = 180; /* default as per AMD spec */
3123 /* disable ramp-up/down for non-pcm as per AMD spec */
3124 if (format & AC_FMT_TYPE_NON_PCM)
3125 ramp_rate = 0;
3126
3127 snd_hda_codec_write(codec, cvt_nid, 0, ATI_VERB_SET_RAMP_RATE, ramp_rate);
3128 }
3129
3130 return hdmi_setup_stream(codec, cvt_nid, pin_nid, stream_tag, format);
3131}
3132
3133
Anssi Hannula5a6135842013-10-24 21:10:35 +03003134static int atihdmi_init(struct hda_codec *codec)
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003135{
3136 struct hdmi_spec *spec = codec->spec;
Anssi Hannula5a6135842013-10-24 21:10:35 +03003137 int pin_idx, err;
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003138
Anssi Hannula5a6135842013-10-24 21:10:35 +03003139 err = generic_hdmi_init(codec);
3140
3141 if (err)
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003142 return err;
Anssi Hannula5a6135842013-10-24 21:10:35 +03003143
3144 for (pin_idx = 0; pin_idx < spec->num_pins; pin_idx++) {
3145 struct hdmi_spec_per_pin *per_pin = get_pin(spec, pin_idx);
3146
3147 /* make sure downmix information in infoframe is zero */
3148 snd_hda_codec_write(codec, per_pin->pin_nid, 0, ATI_VERB_SET_DOWNMIX_INFO, 0);
3149
3150 /* enable channel-wise remap mode if supported */
3151 if (has_amd_full_remap_support(codec))
3152 snd_hda_codec_write(codec, per_pin->pin_nid, 0,
3153 ATI_VERB_SET_MULTICHANNEL_MODE,
3154 ATI_MULTICHANNEL_MODE_SINGLE);
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003155 }
Anssi Hannula5a6135842013-10-24 21:10:35 +03003156
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003157 return 0;
3158}
3159
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003160static int patch_atihdmi(struct hda_codec *codec)
3161{
3162 struct hdmi_spec *spec;
Anssi Hannula5a6135842013-10-24 21:10:35 +03003163 struct hdmi_spec_per_cvt *per_cvt;
3164 int err, cvt_idx;
3165
3166 err = patch_generic_hdmi(codec);
3167
3168 if (err)
Takashi Iwaid0b12522012-06-15 14:34:42 +02003169 return err;
Anssi Hannula5a6135842013-10-24 21:10:35 +03003170
3171 codec->patch_ops.init = atihdmi_init;
3172
Takashi Iwaid0b12522012-06-15 14:34:42 +02003173 spec = codec->spec;
Anssi Hannula5a6135842013-10-24 21:10:35 +03003174
Anssi Hannula89250f82013-10-24 21:10:36 +03003175 spec->ops.pin_get_eld = atihdmi_pin_get_eld;
Anssi Hannula5a6135842013-10-24 21:10:35 +03003176 spec->ops.pin_get_slot_channel = atihdmi_pin_get_slot_channel;
3177 spec->ops.pin_set_slot_channel = atihdmi_pin_set_slot_channel;
3178 spec->ops.pin_setup_infoframe = atihdmi_pin_setup_infoframe;
Anssi Hannula461cf6b2013-10-24 21:10:37 +03003179 spec->ops.pin_hbr_setup = atihdmi_pin_hbr_setup;
Anssi Hannula84d69e72013-10-24 21:10:38 +03003180 spec->ops.setup_stream = atihdmi_setup_stream;
Anssi Hannula5a6135842013-10-24 21:10:35 +03003181
3182 if (!has_amd_full_remap_support(codec)) {
3183 /* override to ATI/AMD-specific versions with pairwise mapping */
3184 spec->ops.chmap_cea_alloc_validate_get_type =
3185 atihdmi_paired_chmap_cea_alloc_validate_get_type;
3186 spec->ops.cea_alloc_to_tlv_chmap = atihdmi_paired_cea_alloc_to_tlv_chmap;
3187 spec->ops.chmap_validate = atihdmi_paired_chmap_validate;
3188 }
3189
3190 /* ATI/AMD converters do not advertise all of their capabilities */
3191 for (cvt_idx = 0; cvt_idx < spec->num_cvts; cvt_idx++) {
3192 per_cvt = get_cvt(spec, cvt_idx);
3193 per_cvt->channels_max = max(per_cvt->channels_max, 8u);
3194 per_cvt->rates |= SUPPORTED_RATES;
3195 per_cvt->formats |= SUPPORTED_FORMATS;
3196 per_cvt->maxbps = max(per_cvt->maxbps, 24u);
3197 }
3198
3199 spec->channels_max = max(spec->channels_max, 8u);
3200
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003201 return 0;
3202}
3203
Annie Liu3de5ff82012-06-08 19:18:42 +08003204/* VIA HDMI Implementation */
3205#define VIAHDMI_CVT_NID 0x02 /* audio converter1 */
3206#define VIAHDMI_PIN_NID 0x03 /* HDMI output pin1 */
3207
Annie Liu3de5ff82012-06-08 19:18:42 +08003208static int patch_via_hdmi(struct hda_codec *codec)
3209{
Takashi Iwai250e41a2012-06-15 14:40:21 +02003210 return patch_simple_hdmi(codec, VIAHDMI_CVT_NID, VIAHDMI_PIN_NID);
Annie Liu3de5ff82012-06-08 19:18:42 +08003211}
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003212
3213/*
Takashi Iwaif0639272013-11-18 12:07:29 +01003214 * called from hda_codec.c for generic HDMI support
3215 */
3216int snd_hda_parse_hdmi_codec(struct hda_codec *codec)
3217{
3218 return patch_generic_hdmi(codec);
3219}
Takashi Iwai2698ea92013-12-18 07:45:52 +01003220EXPORT_SYMBOL_GPL(snd_hda_parse_hdmi_codec);
Takashi Iwaif0639272013-11-18 12:07:29 +01003221
3222/*
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003223 * patch entries
3224 */
Takashi Iwaifb79e1e2011-05-02 12:17:41 +02003225static const struct hda_codec_preset snd_hda_preset_hdmi[] = {
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003226{ .id = 0x1002793c, .name = "RS600 HDMI", .patch = patch_atihdmi },
3227{ .id = 0x10027919, .name = "RS600 HDMI", .patch = patch_atihdmi },
3228{ .id = 0x1002791a, .name = "RS690/780 HDMI", .patch = patch_atihdmi },
Anssi Hannula5a6135842013-10-24 21:10:35 +03003229{ .id = 0x1002aa01, .name = "R6xx HDMI", .patch = patch_atihdmi },
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003230{ .id = 0x10951390, .name = "SiI1390 HDMI", .patch = patch_generic_hdmi },
3231{ .id = 0x10951392, .name = "SiI1392 HDMI", .patch = patch_generic_hdmi },
3232{ .id = 0x17e80047, .name = "Chrontel HDMI", .patch = patch_generic_hdmi },
3233{ .id = 0x10de0002, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
3234{ .id = 0x10de0003, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
3235{ .id = 0x10de0005, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
3236{ .id = 0x10de0006, .name = "MCP77/78 HDMI", .patch = patch_nvhdmi_8ch_7x },
3237{ .id = 0x10de0007, .name = "MCP79/7A HDMI", .patch = patch_nvhdmi_8ch_7x },
Anssi Hannula611885b2013-11-03 17:15:00 +02003238{ .id = 0x10de000a, .name = "GPU 0a HDMI/DP", .patch = patch_nvhdmi },
3239{ .id = 0x10de000b, .name = "GPU 0b HDMI/DP", .patch = patch_nvhdmi },
3240{ .id = 0x10de000c, .name = "MCP89 HDMI", .patch = patch_nvhdmi },
3241{ .id = 0x10de000d, .name = "GPU 0d HDMI/DP", .patch = patch_nvhdmi },
3242{ .id = 0x10de0010, .name = "GPU 10 HDMI/DP", .patch = patch_nvhdmi },
3243{ .id = 0x10de0011, .name = "GPU 11 HDMI/DP", .patch = patch_nvhdmi },
3244{ .id = 0x10de0012, .name = "GPU 12 HDMI/DP", .patch = patch_nvhdmi },
3245{ .id = 0x10de0013, .name = "GPU 13 HDMI/DP", .patch = patch_nvhdmi },
3246{ .id = 0x10de0014, .name = "GPU 14 HDMI/DP", .patch = patch_nvhdmi },
3247{ .id = 0x10de0015, .name = "GPU 15 HDMI/DP", .patch = patch_nvhdmi },
3248{ .id = 0x10de0016, .name = "GPU 16 HDMI/DP", .patch = patch_nvhdmi },
Richard Samsonc8900a02011-03-03 12:46:13 +01003249/* 17 is known to be absent */
Anssi Hannula611885b2013-11-03 17:15:00 +02003250{ .id = 0x10de0018, .name = "GPU 18 HDMI/DP", .patch = patch_nvhdmi },
3251{ .id = 0x10de0019, .name = "GPU 19 HDMI/DP", .patch = patch_nvhdmi },
3252{ .id = 0x10de001a, .name = "GPU 1a HDMI/DP", .patch = patch_nvhdmi },
3253{ .id = 0x10de001b, .name = "GPU 1b HDMI/DP", .patch = patch_nvhdmi },
3254{ .id = 0x10de001c, .name = "GPU 1c HDMI/DP", .patch = patch_nvhdmi },
3255{ .id = 0x10de0040, .name = "GPU 40 HDMI/DP", .patch = patch_nvhdmi },
3256{ .id = 0x10de0041, .name = "GPU 41 HDMI/DP", .patch = patch_nvhdmi },
3257{ .id = 0x10de0042, .name = "GPU 42 HDMI/DP", .patch = patch_nvhdmi },
3258{ .id = 0x10de0043, .name = "GPU 43 HDMI/DP", .patch = patch_nvhdmi },
3259{ .id = 0x10de0044, .name = "GPU 44 HDMI/DP", .patch = patch_nvhdmi },
3260{ .id = 0x10de0051, .name = "GPU 51 HDMI/DP", .patch = patch_nvhdmi },
3261{ .id = 0x10de0060, .name = "GPU 60 HDMI/DP", .patch = patch_nvhdmi },
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003262{ .id = 0x10de0067, .name = "MCP67 HDMI", .patch = patch_nvhdmi_2ch },
3263{ .id = 0x10de8001, .name = "MCP73 HDMI", .patch = patch_nvhdmi_2ch },
Annie Liu3de5ff82012-06-08 19:18:42 +08003264{ .id = 0x11069f80, .name = "VX900 HDMI/DP", .patch = patch_via_hdmi },
3265{ .id = 0x11069f81, .name = "VX900 HDMI/DP", .patch = patch_via_hdmi },
3266{ .id = 0x11069f84, .name = "VX11 HDMI/DP", .patch = patch_generic_hdmi },
3267{ .id = 0x11069f85, .name = "VX11 HDMI/DP", .patch = patch_generic_hdmi },
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003268{ .id = 0x80860054, .name = "IbexPeak HDMI", .patch = patch_generic_hdmi },
3269{ .id = 0x80862801, .name = "Bearlake HDMI", .patch = patch_generic_hdmi },
3270{ .id = 0x80862802, .name = "Cantiga HDMI", .patch = patch_generic_hdmi },
3271{ .id = 0x80862803, .name = "Eaglelake HDMI", .patch = patch_generic_hdmi },
3272{ .id = 0x80862804, .name = "IbexPeak HDMI", .patch = patch_generic_hdmi },
3273{ .id = 0x80862805, .name = "CougarPoint HDMI", .patch = patch_generic_hdmi },
Wu Fengguang591e6102011-05-20 15:35:43 +08003274{ .id = 0x80862806, .name = "PantherPoint HDMI", .patch = patch_generic_hdmi },
Wang Xingchao1c766842012-06-13 10:23:52 +08003275{ .id = 0x80862807, .name = "Haswell HDMI", .patch = patch_generic_hdmi },
Wu Fengguang6edc59e2012-02-23 15:07:44 +08003276{ .id = 0x80862880, .name = "CedarTrail HDMI", .patch = patch_generic_hdmi },
Mengdong Lincc1a95d2013-10-20 23:03:31 -04003277{ .id = 0x80862882, .name = "Valleyview2 HDMI", .patch = patch_generic_hdmi },
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003278{ .id = 0x808629fb, .name = "Crestline HDMI", .patch = patch_generic_hdmi },
3279{} /* terminator */
3280};
3281
3282MODULE_ALIAS("snd-hda-codec-id:1002793c");
3283MODULE_ALIAS("snd-hda-codec-id:10027919");
3284MODULE_ALIAS("snd-hda-codec-id:1002791a");
3285MODULE_ALIAS("snd-hda-codec-id:1002aa01");
3286MODULE_ALIAS("snd-hda-codec-id:10951390");
3287MODULE_ALIAS("snd-hda-codec-id:10951392");
3288MODULE_ALIAS("snd-hda-codec-id:10de0002");
3289MODULE_ALIAS("snd-hda-codec-id:10de0003");
3290MODULE_ALIAS("snd-hda-codec-id:10de0005");
3291MODULE_ALIAS("snd-hda-codec-id:10de0006");
3292MODULE_ALIAS("snd-hda-codec-id:10de0007");
3293MODULE_ALIAS("snd-hda-codec-id:10de000a");
3294MODULE_ALIAS("snd-hda-codec-id:10de000b");
3295MODULE_ALIAS("snd-hda-codec-id:10de000c");
3296MODULE_ALIAS("snd-hda-codec-id:10de000d");
3297MODULE_ALIAS("snd-hda-codec-id:10de0010");
3298MODULE_ALIAS("snd-hda-codec-id:10de0011");
3299MODULE_ALIAS("snd-hda-codec-id:10de0012");
3300MODULE_ALIAS("snd-hda-codec-id:10de0013");
3301MODULE_ALIAS("snd-hda-codec-id:10de0014");
Richard Samsonc8900a02011-03-03 12:46:13 +01003302MODULE_ALIAS("snd-hda-codec-id:10de0015");
3303MODULE_ALIAS("snd-hda-codec-id:10de0016");
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003304MODULE_ALIAS("snd-hda-codec-id:10de0018");
3305MODULE_ALIAS("snd-hda-codec-id:10de0019");
3306MODULE_ALIAS("snd-hda-codec-id:10de001a");
3307MODULE_ALIAS("snd-hda-codec-id:10de001b");
3308MODULE_ALIAS("snd-hda-codec-id:10de001c");
3309MODULE_ALIAS("snd-hda-codec-id:10de0040");
3310MODULE_ALIAS("snd-hda-codec-id:10de0041");
3311MODULE_ALIAS("snd-hda-codec-id:10de0042");
3312MODULE_ALIAS("snd-hda-codec-id:10de0043");
3313MODULE_ALIAS("snd-hda-codec-id:10de0044");
Aaron Plattner7ae48b52012-07-16 17:10:04 -07003314MODULE_ALIAS("snd-hda-codec-id:10de0051");
Aaron Plattnerd52392b2013-07-12 11:01:37 -07003315MODULE_ALIAS("snd-hda-codec-id:10de0060");
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003316MODULE_ALIAS("snd-hda-codec-id:10de0067");
3317MODULE_ALIAS("snd-hda-codec-id:10de8001");
Annie Liu3de5ff82012-06-08 19:18:42 +08003318MODULE_ALIAS("snd-hda-codec-id:11069f80");
3319MODULE_ALIAS("snd-hda-codec-id:11069f81");
3320MODULE_ALIAS("snd-hda-codec-id:11069f84");
3321MODULE_ALIAS("snd-hda-codec-id:11069f85");
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003322MODULE_ALIAS("snd-hda-codec-id:17e80047");
3323MODULE_ALIAS("snd-hda-codec-id:80860054");
3324MODULE_ALIAS("snd-hda-codec-id:80862801");
3325MODULE_ALIAS("snd-hda-codec-id:80862802");
3326MODULE_ALIAS("snd-hda-codec-id:80862803");
3327MODULE_ALIAS("snd-hda-codec-id:80862804");
3328MODULE_ALIAS("snd-hda-codec-id:80862805");
Wu Fengguang591e6102011-05-20 15:35:43 +08003329MODULE_ALIAS("snd-hda-codec-id:80862806");
Wang Xingchao1c766842012-06-13 10:23:52 +08003330MODULE_ALIAS("snd-hda-codec-id:80862807");
Wu Fengguang6edc59e2012-02-23 15:07:44 +08003331MODULE_ALIAS("snd-hda-codec-id:80862880");
Mengdong Lincc1a95d2013-10-20 23:03:31 -04003332MODULE_ALIAS("snd-hda-codec-id:80862882");
Takashi Iwai84eb01b2010-09-07 12:27:25 +02003333MODULE_ALIAS("snd-hda-codec-id:808629fb");
3334
3335MODULE_LICENSE("GPL");
3336MODULE_DESCRIPTION("HDMI HD-audio codec");
3337MODULE_ALIAS("snd-hda-codec-intelhdmi");
3338MODULE_ALIAS("snd-hda-codec-nvhdmi");
3339MODULE_ALIAS("snd-hda-codec-atihdmi");
3340
3341static struct hda_codec_preset_list intel_list = {
3342 .preset = snd_hda_preset_hdmi,
3343 .owner = THIS_MODULE,
3344};
3345
3346static int __init patch_hdmi_init(void)
3347{
3348 return snd_hda_add_codec_preset(&intel_list);
3349}
3350
3351static void __exit patch_hdmi_exit(void)
3352{
3353 snd_hda_delete_codec_preset(&intel_list);
3354}
3355
3356module_init(patch_hdmi_init)
3357module_exit(patch_hdmi_exit)