blob: 5f5fa6574d342c28eacf06dde9a4550575358a46 [file] [log] [blame]
Russell Kinga09e64f2008-08-05 16:14:15 +01001/*
2 * arch/arm/mach-ep93xx/include/mach/platform.h
3 */
4
5#ifndef __ASSEMBLY__
6
Hartley Sweetenef449e62009-03-05 17:33:50 +01007struct i2c_board_info;
Hartley Sweetenef123792009-07-29 22:41:06 +01008struct platform_device;
Hartley Sweetenef449e62009-03-05 17:33:50 +01009
Russell Kinga09e64f2008-08-05 16:14:15 +010010struct ep93xx_eth_data
11{
12 unsigned char dev_addr[6];
13 unsigned char phy_id;
14};
15
Hartley Sweetena0a08fd2008-10-04 20:01:49 +010016void ep93xx_map_io(void);
17void ep93xx_init_irq(void);
18void ep93xx_init_time(unsigned long);
Hartley Sweeten02239f02009-07-08 02:00:49 +010019
20/* EP93xx System Controller software locked register write */
Ryan Mallonfbeeea52009-07-15 21:51:59 +010021void ep93xx_syscon_swlocked_write(unsigned int val, void __iomem *reg);
Hartley Sweeten02239f02009-07-08 02:00:49 +010022void ep93xx_devcfg_set_clear(unsigned int set_bits, unsigned int clear_bits);
23
24static inline void ep93xx_devcfg_set_bits(unsigned int bits)
25{
26 ep93xx_devcfg_set_clear(bits, 0x00);
27}
28
29static inline void ep93xx_devcfg_clear_bits(unsigned int bits)
30{
31 ep93xx_devcfg_set_clear(0x00, bits);
32}
33
Hartley Sweetena0a08fd2008-10-04 20:01:49 +010034void ep93xx_register_eth(struct ep93xx_eth_data *data, int copy_addr);
Hartley Sweetend52a26a2008-10-16 23:57:03 +010035void ep93xx_register_i2c(struct i2c_board_info *devices, int num);
Hartley Sweetenef123792009-07-29 22:41:06 +010036void ep93xx_register_pwm(int pwm0, int pwm1);
37int ep93xx_pwm_acquire_gpio(struct platform_device *pdev);
38void ep93xx_pwm_release_gpio(struct platform_device *pdev);
Hartley Sweeten02239f02009-07-08 02:00:49 +010039
Hartley Sweetena0a08fd2008-10-04 20:01:49 +010040void ep93xx_init_devices(void);
41extern struct sys_timer ep93xx_timer;
Russell Kinga09e64f2008-08-05 16:14:15 +010042
43#endif