blob: 14357fd1cc6bda3e1b03be2aad7c508b6c3d06f3 [file] [log] [blame]
Sudip Mukherjee81dee672015-03-03 16:21:06 +05301#ifndef DDK750_CHIP_H__
2#define DDK750_CHIP_H__
3#define DEFAULT_INPUT_CLOCK 14318181 /* Default reference clock */
Sudip Mukherjee62fa8e12015-03-10 14:15:37 +05304#ifndef SM750LE_REVISION_ID
5#define SM750LE_REVISION_ID ((unsigned char)0xfe)
6#endif
Sudip Mukherjee81dee672015-03-03 16:21:06 +05307
Lorenzo Stoakesf8b0dce2015-03-10 15:25:47 +00008#include <linux/io.h>
9
Sudip Mukherjee81dee672015-03-03 16:21:06 +053010/* This is all the chips recognized by this library */
Juston Li259fef32015-07-14 21:14:45 -070011typedef enum _logical_chip_type_t {
Isaac Assegai63de0eb2015-05-24 22:48:42 -070012 SM_UNKNOWN,
13 SM718,
14 SM750,
15 SM750LE,
Sudip Mukherjee81dee672015-03-03 16:21:06 +053016}
17logical_chip_type_t;
18
Juston Li259fef32015-07-14 21:14:45 -070019typedef enum _clock_type_t {
Sudip Mukherjee81dee672015-03-03 16:21:06 +053020 MXCLK_PLL,
21 PRIMARY_PLL,
22 SECONDARY_PLL,
23 VGA0_PLL,
24 VGA1_PLL,
25}
26clock_type_t;
27
Juston Li259fef32015-07-14 21:14:45 -070028typedef struct _pll_value_t {
Isaac Assegai63de0eb2015-05-24 22:48:42 -070029 clock_type_t clockType;
30 unsigned long inputFreq; /* Input clock frequency to the PLL */
Sudip Mukherjee81dee672015-03-03 16:21:06 +053031
Isaac Assegai63de0eb2015-05-24 22:48:42 -070032 /* Use this when clockType = PANEL_PLL */
33 unsigned long M;
34 unsigned long N;
35 unsigned long OD;
36 unsigned long POD;
Sudip Mukherjee81dee672015-03-03 16:21:06 +053037}
38pll_value_t;
39
40/* input struct to initChipParam() function */
Juston Li259fef32015-07-14 21:14:45 -070041typedef struct _initchip_param_t {
Isaac Assegai63de0eb2015-05-24 22:48:42 -070042 unsigned short powerMode; /* Use power mode 0 or 1 */
43 unsigned short chipClock; /**
44 * Speed of main chip clock in MHz unit
45 * 0 = keep the current clock setting
46 * Others = the new main chip clock
47 */
48 unsigned short memClock; /**
49 * Speed of memory clock in MHz unit
50 * 0 = keep the current clock setting
51 * Others = the new memory clock
52 */
53 unsigned short masterClock; /**
54 * Speed of master clock in MHz unit
55 * 0 = keep the current clock setting
56 * Others = the new master clock
57 */
58 unsigned short setAllEngOff; /**
59 * 0 = leave all engine state untouched.
60 * 1 = make sure they are off: 2D, Overlay,
61 * video alpha, alpha, hardware cursors
62 */
63 unsigned char resetMemory; /**
64 * 0 = Do not reset the memory controller
65 * 1 = Reset the memory controller
66 */
Sudip Mukherjee81dee672015-03-03 16:21:06 +053067
Isaac Assegai63de0eb2015-05-24 22:48:42 -070068 /* More initialization parameter can be added if needed */
Sudip Mukherjee81dee672015-03-03 16:21:06 +053069}
70initchip_param_t;
71
Moshe Green06a4f422016-09-25 22:58:35 +030072logical_chip_type_t sm750_get_chip_type(void);
Isaac Assegai555a6b12015-06-02 03:14:24 -070073unsigned int calcPllValue(unsigned int request, pll_value_t *pll);
Sudip Mukherjee81dee672015-03-03 16:21:06 +053074unsigned int formatPllReg(pll_value_t *pPLL);
Isaac Assegai555a6b12015-06-02 03:14:24 -070075void ddk750_set_mmio(void __iomem *, unsigned short, char);
Sudip Mukherjee81dee672015-03-03 16:21:06 +053076unsigned int ddk750_getVMSize(void);
77int ddk750_initHw(initchip_param_t *);
Sudip Mukherjee81dee672015-03-03 16:21:06 +053078
Sudip Mukherjee81dee672015-03-03 16:21:06 +053079#endif