blob: 099d9362ebc106442a47be8f59f2f1d3f88fa161 [file] [log] [blame]
Thierry Reding7cffae42012-04-13 15:08:08 +02001NVIDIA Tegra 20 GART
2
3Required properties:
4- compatible: "nvidia,tegra20-gart"
5- reg: Two pairs of cells specifying the physical address and size of
6 the memory controller registers and the GART aperture respectively.
7
8Example:
9
Hiroshi DOYU774dfc92012-05-10 10:45:32 +030010 gart {
Thierry Reding7cffae42012-04-13 15:08:08 +020011 compatible = "nvidia,tegra20-gart";
Hiroshi DOYU774dfc92012-05-10 10:45:32 +030012 reg = <0x7000f024 0x00000018 /* controller registers */
13 0x58000000 0x02000000>; /* GART aperture */
Thierry Reding7cffae42012-04-13 15:08:08 +020014 };