blob: c657218d22bab1696ffd19492487fade4dd9f094 [file] [log] [blame]
Stefan Agnerefb45b32014-11-02 21:36:46 +01001/*
2 * Copyright 2013 Freescale Semiconductor, Inc.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License as published by
6 * the Free Software Foundation; either version 2 of the License, or
7 * (at your option) any later version.
8 */
9
10#include "vf610-pinfunc.h"
11#include <dt-bindings/clock/vf610-clock.h>
12#include <dt-bindings/interrupt-controller/irq.h>
Stefan Agner2b36bda2014-11-04 14:07:08 +010013#include <dt-bindings/gpio/gpio.h>
Stefan Agnerefb45b32014-11-02 21:36:46 +010014
15/ {
16 aliases {
17 can0 = &can0;
18 can1 = &can1;
19 serial0 = &uart0;
20 serial1 = &uart1;
21 serial2 = &uart2;
22 serial3 = &uart3;
23 serial4 = &uart4;
24 serial5 = &uart5;
Stefan Agner76713952015-01-16 18:06:15 +010025 gpio0 = &gpio0;
26 gpio1 = &gpio1;
27 gpio2 = &gpio2;
28 gpio3 = &gpio3;
29 gpio4 = &gpio4;
Stefan Agnerefb45b32014-11-02 21:36:46 +010030 usbphy0 = &usbphy0;
31 usbphy1 = &usbphy1;
32 };
33
34 fxosc: fxosc {
35 compatible = "fixed-clock";
36 #clock-cells = <0>;
37 clock-frequency = <24000000>;
38 };
39
40 sxosc: sxosc {
41 compatible = "fixed-clock";
42 #clock-cells = <0>;
43 clock-frequency = <32768>;
44 };
45
Stefan Agner0d018d72014-12-02 18:11:59 +010046 reboot: syscon-reboot {
47 compatible = "syscon-reboot";
48 regmap = <&src>;
49 offset = <0x0>;
50 mask = <0x1000>;
51 };
52
Stefan Agnerefb45b32014-11-02 21:36:46 +010053 soc {
54 #address-cells = <1>;
55 #size-cells = <1>;
56 compatible = "simple-bus";
Stefan Agnerc09d0f72015-03-01 23:41:29 +010057 interrupt-parent = <&mscm_ir>;
Stefan Agnerefb45b32014-11-02 21:36:46 +010058 ranges;
59
60 aips0: aips-bus@40000000 {
61 compatible = "fsl,aips-bus", "simple-bus";
62 #address-cells = <1>;
63 #size-cells = <1>;
64 ranges;
65
Stefan Agnerc09d0f72015-03-01 23:41:29 +010066 mscm_cpucfg: cpucfg@40001000 {
67 compatible = "fsl,vf610-mscm-cpucfg", "syscon";
68 reg = <0x40001000 0x800>;
69 };
70
71 mscm_ir: interrupt-controller@40001800 {
72 compatible = "fsl,vf610-mscm-ir";
73 reg = <0x40001800 0x400>;
74 fsl,cpucfg = <&mscm_cpucfg>;
75 interrupt-controller;
76 #interrupt-cells = <2>;
77 };
78
Stefan Agnerefb45b32014-11-02 21:36:46 +010079 edma0: dma-controller@40018000 {
80 #dma-cells = <2>;
81 compatible = "fsl,vf610-edma";
82 reg = <0x40018000 0x2000>,
83 <0x40024000 0x1000>,
84 <0x40025000 0x1000>;
85 dma-channels = <32>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +010086 interrupts = <8 IRQ_TYPE_LEVEL_HIGH>,
87 <9 IRQ_TYPE_LEVEL_HIGH>;
88 interrupt-names = "edma-tx", "edma-err";
Stefan Agnerefb45b32014-11-02 21:36:46 +010089 clock-names = "dmamux0", "dmamux1";
90 clocks = <&clks VF610_CLK_DMAMUX0>,
91 <&clks VF610_CLK_DMAMUX1>;
92 status = "disabled";
93 };
94
95 can0: flexcan@40020000 {
96 compatible = "fsl,vf610-flexcan";
97 reg = <0x40020000 0x4000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +010098 interrupts = <58 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +010099 clocks = <&clks VF610_CLK_FLEXCAN0>,
100 <&clks VF610_CLK_FLEXCAN0>;
101 clock-names = "ipg", "per";
102 status = "disabled";
103 };
104
105 uart0: serial@40027000 {
106 compatible = "fsl,vf610-lpuart";
107 reg = <0x40027000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100108 interrupts = <61 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100109 clocks = <&clks VF610_CLK_UART0>;
110 clock-names = "ipg";
111 dmas = <&edma0 0 2>,
112 <&edma0 0 3>;
113 dma-names = "rx","tx";
114 status = "disabled";
115 };
116
117 uart1: serial@40028000 {
118 compatible = "fsl,vf610-lpuart";
119 reg = <0x40028000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100120 interrupts = <62 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100121 clocks = <&clks VF610_CLK_UART1>;
122 clock-names = "ipg";
123 dmas = <&edma0 0 4>,
124 <&edma0 0 5>;
125 dma-names = "rx","tx";
126 status = "disabled";
127 };
128
129 uart2: serial@40029000 {
130 compatible = "fsl,vf610-lpuart";
131 reg = <0x40029000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100132 interrupts = <63 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100133 clocks = <&clks VF610_CLK_UART2>;
134 clock-names = "ipg";
135 dmas = <&edma0 0 6>,
136 <&edma0 0 7>;
137 dma-names = "rx","tx";
138 status = "disabled";
139 };
140
141 uart3: serial@4002a000 {
142 compatible = "fsl,vf610-lpuart";
143 reg = <0x4002a000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100144 interrupts = <64 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100145 clocks = <&clks VF610_CLK_UART3>;
146 clock-names = "ipg";
147 dmas = <&edma0 0 8>,
148 <&edma0 0 9>;
149 dma-names = "rx","tx";
150 status = "disabled";
151 };
152
153 dspi0: dspi0@4002c000 {
154 #address-cells = <1>;
155 #size-cells = <0>;
156 compatible = "fsl,vf610-dspi";
157 reg = <0x4002c000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100158 interrupts = <67 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100159 clocks = <&clks VF610_CLK_DSPI0>;
160 clock-names = "dspi";
161 spi-num-chipselects = <5>;
162 status = "disabled";
163 };
164
Bhuvanchandra DV1b545c12015-01-27 16:27:18 +0530165 dspi1: dspi1@4002d000 {
166 #address-cells = <1>;
167 #size-cells = <0>;
168 compatible = "fsl,vf610-dspi";
169 reg = <0x4002d000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100170 interrupts = <68 IRQ_TYPE_LEVEL_HIGH>;
Bhuvanchandra DV1b545c12015-01-27 16:27:18 +0530171 clocks = <&clks VF610_CLK_DSPI1>;
172 clock-names = "dspi";
173 spi-num-chipselects = <5>;
174 status = "disabled";
175 };
176
Stefan Agnerefb45b32014-11-02 21:36:46 +0100177 sai2: sai@40031000 {
178 compatible = "fsl,vf610-sai";
179 reg = <0x40031000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100180 interrupts = <86 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100181 clocks = <&clks VF610_CLK_SAI2>;
182 clock-names = "sai";
183 dma-names = "tx", "rx";
184 dmas = <&edma0 0 21>,
185 <&edma0 0 20>;
186 status = "disabled";
187 };
188
189 pit: pit@40037000 {
190 compatible = "fsl,vf610-pit";
191 reg = <0x40037000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100192 interrupts = <39 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100193 clocks = <&clks VF610_CLK_PIT>;
194 clock-names = "pit";
195 };
196
197 pwm0: pwm@40038000 {
198 compatible = "fsl,vf610-ftm-pwm";
199 #pwm-cells = <3>;
200 reg = <0x40038000 0x1000>;
201 clock-names = "ftm_sys", "ftm_ext",
202 "ftm_fix", "ftm_cnt_clk_en";
203 clocks = <&clks VF610_CLK_FTM0>,
204 <&clks VF610_CLK_FTM0_EXT_SEL>,
205 <&clks VF610_CLK_FTM0_FIX_SEL>,
206 <&clks VF610_CLK_FTM0_EXT_FIX_EN>;
207 status = "disabled";
208 };
209
210 pwm1: pwm@40039000 {
211 compatible = "fsl,vf610-ftm-pwm";
212 #pwm-cells = <3>;
213 reg = <0x40039000 0x1000>;
214 clock-names = "ftm_sys", "ftm_ext",
215 "ftm_fix", "ftm_cnt_clk_en";
216 clocks = <&clks VF610_CLK_FTM1>,
217 <&clks VF610_CLK_FTM1_EXT_SEL>,
218 <&clks VF610_CLK_FTM1_FIX_SEL>,
219 <&clks VF610_CLK_FTM1_EXT_FIX_EN>;
220 status = "disabled";
221 };
222
223 adc0: adc@4003b000 {
224 compatible = "fsl,vf610-adc";
225 reg = <0x4003b000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100226 interrupts = <53 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100227 clocks = <&clks VF610_CLK_ADC0>;
228 clock-names = "adc";
229 status = "disabled";
230 };
231
Stefan Agnerc134e092014-11-28 00:35:36 +0100232 wdoga5: wdog@4003e000 {
Stefan Agnerefb45b32014-11-02 21:36:46 +0100233 compatible = "fsl,vf610-wdt", "fsl,imx21-wdt";
234 reg = <0x4003e000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100235 interrupts = <20 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100236 clocks = <&clks VF610_CLK_WDT>;
237 clock-names = "wdog";
238 status = "disabled";
239 };
240
241 qspi0: quadspi@40044000 {
242 #address-cells = <1>;
243 #size-cells = <0>;
244 compatible = "fsl,vf610-qspi";
Cory Tusarf4b89232015-07-08 16:21:15 -0400245 reg = <0x40044000 0x1000>, <0x20000000 0x10000000>;
246 reg-names = "QuadSPI", "QuadSPI-memory";
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100247 interrupts = <24 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100248 clocks = <&clks VF610_CLK_QSPI0_EN>,
249 <&clks VF610_CLK_QSPI0>;
250 clock-names = "qspi_en", "qspi";
251 status = "disabled";
252 };
253
254 iomuxc: iomuxc@40048000 {
255 compatible = "fsl,vf610-iomuxc";
256 reg = <0x40048000 0x1000>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100257 };
258
Stefan Agner76713952015-01-16 18:06:15 +0100259 gpio0: gpio@40049000 {
Stefan Agnerefb45b32014-11-02 21:36:46 +0100260 compatible = "fsl,vf610-gpio";
261 reg = <0x40049000 0x1000 0x400ff000 0x40>;
262 gpio-controller;
263 #gpio-cells = <2>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100264 interrupts = <107 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100265 interrupt-controller;
266 #interrupt-cells = <2>;
267 gpio-ranges = <&iomuxc 0 0 32>;
268 };
269
Stefan Agner76713952015-01-16 18:06:15 +0100270 gpio1: gpio@4004a000 {
Stefan Agnerefb45b32014-11-02 21:36:46 +0100271 compatible = "fsl,vf610-gpio";
272 reg = <0x4004a000 0x1000 0x400ff040 0x40>;
273 gpio-controller;
274 #gpio-cells = <2>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100275 interrupts = <108 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100276 interrupt-controller;
277 #interrupt-cells = <2>;
278 gpio-ranges = <&iomuxc 0 32 32>;
279 };
280
Stefan Agner76713952015-01-16 18:06:15 +0100281 gpio2: gpio@4004b000 {
Stefan Agnerefb45b32014-11-02 21:36:46 +0100282 compatible = "fsl,vf610-gpio";
283 reg = <0x4004b000 0x1000 0x400ff080 0x40>;
284 gpio-controller;
285 #gpio-cells = <2>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100286 interrupts = <109 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100287 interrupt-controller;
288 #interrupt-cells = <2>;
289 gpio-ranges = <&iomuxc 0 64 32>;
290 };
291
Stefan Agner76713952015-01-16 18:06:15 +0100292 gpio3: gpio@4004c000 {
Stefan Agnerefb45b32014-11-02 21:36:46 +0100293 compatible = "fsl,vf610-gpio";
294 reg = <0x4004c000 0x1000 0x400ff0c0 0x40>;
295 gpio-controller;
296 #gpio-cells = <2>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100297 interrupts = <110 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100298 interrupt-controller;
299 #interrupt-cells = <2>;
300 gpio-ranges = <&iomuxc 0 96 32>;
301 };
302
Stefan Agner76713952015-01-16 18:06:15 +0100303 gpio4: gpio@4004d000 {
Stefan Agnerefb45b32014-11-02 21:36:46 +0100304 compatible = "fsl,vf610-gpio";
305 reg = <0x4004d000 0x1000 0x400ff100 0x40>;
306 gpio-controller;
307 #gpio-cells = <2>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100308 interrupts = <111 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100309 interrupt-controller;
310 #interrupt-cells = <2>;
311 gpio-ranges = <&iomuxc 0 128 7>;
312 };
313
314 anatop: anatop@40050000 {
315 compatible = "fsl,vf610-anatop", "syscon";
316 reg = <0x40050000 0x400>;
317 };
318
319 usbphy0: usbphy@40050800 {
320 compatible = "fsl,vf610-usbphy";
321 reg = <0x40050800 0x400>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100322 interrupts = <50 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100323 clocks = <&clks VF610_CLK_USBPHY0>;
324 fsl,anatop = <&anatop>;
325 status = "disabled";
326 };
327
328 usbphy1: usbphy@40050c00 {
329 compatible = "fsl,vf610-usbphy";
330 reg = <0x40050c00 0x400>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100331 interrupts = <51 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100332 clocks = <&clks VF610_CLK_USBPHY1>;
333 fsl,anatop = <&anatop>;
334 status = "disabled";
335 };
336
337 i2c0: i2c@40066000 {
338 #address-cells = <1>;
339 #size-cells = <0>;
340 compatible = "fsl,vf610-i2c";
341 reg = <0x40066000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100342 interrupts = <71 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100343 clocks = <&clks VF610_CLK_I2C0>;
344 clock-names = "ipg";
345 dmas = <&edma0 0 50>,
346 <&edma0 0 51>;
347 dma-names = "rx","tx";
348 status = "disabled";
349 };
350
Cory Tusar2d4e4a62015-06-14 20:19:59 -0400351 i2c1: i2c@40067000 {
352 #address-cells = <1>;
353 #size-cells = <0>;
354 compatible = "fsl,vf610-i2c";
355 reg = <0x40067000 0x1000>;
356 interrupts = <72 IRQ_TYPE_LEVEL_HIGH>;
357 clocks = <&clks VF610_CLK_I2C1>;
358 clock-names = "ipg";
359 dmas = <&edma0 0 52>,
360 <&edma0 0 53>;
361 dma-names = "rx","tx";
362 status = "disabled";
363 };
364
Stefan Agnerefb45b32014-11-02 21:36:46 +0100365 clks: ccm@4006b000 {
366 compatible = "fsl,vf610-ccm";
367 reg = <0x4006b000 0x1000>;
368 clocks = <&sxosc>, <&fxosc>;
369 clock-names = "sxosc", "fxosc";
370 #clock-cells = <1>;
371 };
372
373 usbdev0: usb@40034000 {
374 compatible = "fsl,vf610-usb", "fsl,imx27-usb";
375 reg = <0x40034000 0x800>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100376 interrupts = <75 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100377 clocks = <&clks VF610_CLK_USBC0>;
378 fsl,usbphy = <&usbphy0>;
379 fsl,usbmisc = <&usbmisc0 0>;
380 dr_mode = "peripheral";
381 status = "disabled";
382 };
383
384 usbmisc0: usb@40034800 {
385 #index-cells = <1>;
386 compatible = "fsl,vf610-usbmisc";
387 reg = <0x40034800 0x200>;
388 clocks = <&clks VF610_CLK_USBC0>;
389 status = "disabled";
390 };
Stefan Agner0d018d72014-12-02 18:11:59 +0100391
392 src: src@4006e000 {
393 compatible = "fsl,vf610-src", "syscon";
394 reg = <0x4006e000 0x1000>;
Stefan Agner53f643d2015-03-30 12:10:39 +0800395 interrupts = <96 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agner0d018d72014-12-02 18:11:59 +0100396 };
Stefan Agnerefb45b32014-11-02 21:36:46 +0100397 };
398
399 aips1: aips-bus@40080000 {
400 compatible = "fsl,aips-bus", "simple-bus";
401 #address-cells = <1>;
402 #size-cells = <1>;
403 ranges;
404
405 edma1: dma-controller@40098000 {
406 #dma-cells = <2>;
407 compatible = "fsl,vf610-edma";
408 reg = <0x40098000 0x2000>,
409 <0x400a1000 0x1000>,
410 <0x400a2000 0x1000>;
411 dma-channels = <32>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100412 interrupts = <10 IRQ_TYPE_LEVEL_HIGH>,
413 <11 IRQ_TYPE_LEVEL_HIGH>;
414 interrupt-names = "edma-tx", "edma-err";
Stefan Agnerefb45b32014-11-02 21:36:46 +0100415 clock-names = "dmamux0", "dmamux1";
416 clocks = <&clks VF610_CLK_DMAMUX2>,
417 <&clks VF610_CLK_DMAMUX3>;
418 status = "disabled";
419 };
420
Sanchayan Maity8455dd02015-01-07 12:39:30 +0530421 snvs0: snvs@400a7000 {
422 compatible = "fsl,sec-v4.0-mon", "simple-bus";
423 #address-cells = <1>;
424 #size-cells = <1>;
425 ranges = <0 0x400a7000 0x2000>;
426
427 snvsrtc: snvs-rtc-lp@34 {
428 compatible = "fsl,sec-v4.0-mon-rtc-lp";
429 reg = <0x34 0x58>;
Stefan Agner53f643d2015-03-30 12:10:39 +0800430 interrupts = <100 IRQ_TYPE_LEVEL_HIGH>;
Sanchayan Maity8455dd02015-01-07 12:39:30 +0530431 clocks = <&clks VF610_CLK_SNVS>;
432 clock-names = "snvs-rtc";
433 };
434 };
435
Stefan Agnerefb45b32014-11-02 21:36:46 +0100436 uart4: serial@400a9000 {
437 compatible = "fsl,vf610-lpuart";
438 reg = <0x400a9000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100439 interrupts = <65 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100440 clocks = <&clks VF610_CLK_UART4>;
441 clock-names = "ipg";
442 status = "disabled";
443 };
444
445 uart5: serial@400aa000 {
446 compatible = "fsl,vf610-lpuart";
447 reg = <0x400aa000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100448 interrupts = <66 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100449 clocks = <&clks VF610_CLK_UART5>;
450 clock-names = "ipg";
451 status = "disabled";
452 };
453
454 adc1: adc@400bb000 {
455 compatible = "fsl,vf610-adc";
456 reg = <0x400bb000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100457 interrupts = <54 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100458 clocks = <&clks VF610_CLK_ADC1>;
459 clock-names = "adc";
460 status = "disabled";
461 };
462
463 esdhc1: esdhc@400b2000 {
464 compatible = "fsl,imx53-esdhc";
465 reg = <0x400b2000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100466 interrupts = <28 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100467 clocks = <&clks VF610_CLK_IPG_BUS>,
468 <&clks VF610_CLK_PLATFORM_BUS>,
469 <&clks VF610_CLK_ESDHC1>;
470 clock-names = "ipg", "ahb", "per";
471 status = "disabled";
472 };
473
474 usbh1: usb@400b4000 {
475 compatible = "fsl,vf610-usb", "fsl,imx27-usb";
476 reg = <0x400b4000 0x800>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100477 interrupts = <76 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100478 clocks = <&clks VF610_CLK_USBC1>;
479 fsl,usbphy = <&usbphy1>;
480 fsl,usbmisc = <&usbmisc1 0>;
481 dr_mode = "host";
482 status = "disabled";
483 };
484
485 usbmisc1: usb@400b4800 {
486 #index-cells = <1>;
487 compatible = "fsl,vf610-usbmisc";
488 reg = <0x400b4800 0x200>;
489 clocks = <&clks VF610_CLK_USBC1>;
490 status = "disabled";
491 };
492
493 ftm: ftm@400b8000 {
494 compatible = "fsl,ftm-timer";
495 reg = <0x400b8000 0x1000 0x400b9000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100496 interrupts = <44 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100497 clock-names = "ftm-evt", "ftm-src",
498 "ftm-evt-counter-en", "ftm-src-counter-en";
499 clocks = <&clks VF610_CLK_FTM2>,
500 <&clks VF610_CLK_FTM3>,
501 <&clks VF610_CLK_FTM2_EXT_FIX_EN>,
502 <&clks VF610_CLK_FTM3_EXT_FIX_EN>;
503 status = "disabled";
504 };
505
506 fec0: ethernet@400d0000 {
507 compatible = "fsl,mvf600-fec";
508 reg = <0x400d0000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100509 interrupts = <78 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100510 clocks = <&clks VF610_CLK_ENET0>,
511 <&clks VF610_CLK_ENET0>,
512 <&clks VF610_CLK_ENET>;
513 clock-names = "ipg", "ahb", "ptp";
514 status = "disabled";
515 };
516
517 fec1: ethernet@400d1000 {
518 compatible = "fsl,mvf600-fec";
519 reg = <0x400d1000 0x1000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100520 interrupts = <79 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100521 clocks = <&clks VF610_CLK_ENET1>,
522 <&clks VF610_CLK_ENET1>,
523 <&clks VF610_CLK_ENET>;
524 clock-names = "ipg", "ahb", "ptp";
525 status = "disabled";
526 };
527
528 can1: flexcan@400d4000 {
529 compatible = "fsl,vf610-flexcan";
530 reg = <0x400d4000 0x4000>;
Stefan Agnerc09d0f72015-03-01 23:41:29 +0100531 interrupts = <59 IRQ_TYPE_LEVEL_HIGH>;
Stefan Agnerefb45b32014-11-02 21:36:46 +0100532 clocks = <&clks VF610_CLK_FLEXCAN1>,
533 <&clks VF610_CLK_FLEXCAN1>;
534 clock-names = "ipg", "per";
535 status = "disabled";
536 };
537
Cory Tusar2d4e4a62015-06-14 20:19:59 -0400538 i2c2: i2c@400e6000 {
539 #address-cells = <1>;
540 #size-cells = <0>;
541 compatible = "fsl,vf610-i2c";
542 reg = <0x400e6000 0x1000>;
543 interrupts = <73 IRQ_TYPE_LEVEL_HIGH>;
544 clocks = <&clks VF610_CLK_I2C2>;
545 clock-names = "ipg";
546 dmas = <&edma0 1 36>,
547 <&edma0 1 37>;
548 dma-names = "rx","tx";
549 status = "disabled";
550 };
551
552 i2c3: i2c@400e7000 {
553 #address-cells = <1>;
554 #size-cells = <0>;
555 compatible = "fsl,vf610-i2c";
556 reg = <0x400e7000 0x1000>;
557 interrupts = <74 IRQ_TYPE_LEVEL_HIGH>;
558 clocks = <&clks VF610_CLK_I2C3>;
559 clock-names = "ipg";
560 dmas = <&edma0 1 38>,
561 <&edma0 1 39>;
562 dma-names = "rx","tx";
563 status = "disabled";
564 };
Stefan Agnerefb45b32014-11-02 21:36:46 +0100565 };
566 };
567};