blob: 8e8e04516c39920df6ee906ff6521b2f3a9dfab7 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001#ifndef _ASM_M32R_CACHEFLUSH_H
2#define _ASM_M32R_CACHEFLUSH_H
3
Linus Torvalds1da177e2005-04-16 15:20:36 -07004#include <linux/mm.h>
5
6extern void _flush_cache_all(void);
7extern void _flush_cache_copyback_all(void);
8
Hirokazu Takata9287d952006-01-06 00:18:41 -08009#if defined(CONFIG_CHIP_M32700) || defined(CONFIG_CHIP_OPSP) || defined(CONFIG_CHIP_M32104)
Linus Torvalds1da177e2005-04-16 15:20:36 -070010#define flush_cache_all() do { } while (0)
11#define flush_cache_mm(mm) do { } while (0)
Ralf Baechleec8c0442006-12-12 17:14:57 +000012#define flush_cache_dup_mm(mm) do { } while (0)
Linus Torvalds1da177e2005-04-16 15:20:36 -070013#define flush_cache_range(vma, start, end) do { } while (0)
14#define flush_cache_page(vma, vmaddr, pfn) do { } while (0)
Ilya Loginov2d4dc892009-11-26 09:16:19 +010015#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 0
Linus Torvalds1da177e2005-04-16 15:20:36 -070016#define flush_dcache_page(page) do { } while (0)
17#define flush_dcache_mmap_lock(mapping) do { } while (0)
18#define flush_dcache_mmap_unlock(mapping) do { } while (0)
19#ifndef CONFIG_SMP
20#define flush_icache_range(start, end) _flush_cache_copyback_all()
21#define flush_icache_page(vma,pg) _flush_cache_copyback_all()
22#define flush_icache_user_range(vma,pg,adr,len) _flush_cache_copyback_all()
23#define flush_cache_sigtramp(addr) _flush_cache_copyback_all()
24#else /* CONFIG_SMP */
25extern void smp_flush_cache_all(void);
26#define flush_icache_range(start, end) smp_flush_cache_all()
27#define flush_icache_page(vma,pg) smp_flush_cache_all()
28#define flush_icache_user_range(vma,pg,adr,len) smp_flush_cache_all()
29#define flush_cache_sigtramp(addr) _flush_cache_copyback_all()
30#endif /* CONFIG_SMP */
31#elif defined(CONFIG_CHIP_M32102)
32#define flush_cache_all() do { } while (0)
33#define flush_cache_mm(mm) do { } while (0)
Ralf Baechleec8c0442006-12-12 17:14:57 +000034#define flush_cache_dup_mm(mm) do { } while (0)
Linus Torvalds1da177e2005-04-16 15:20:36 -070035#define flush_cache_range(vma, start, end) do { } while (0)
36#define flush_cache_page(vma, vmaddr, pfn) do { } while (0)
Ilya Loginov2d4dc892009-11-26 09:16:19 +010037#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 0
Linus Torvalds1da177e2005-04-16 15:20:36 -070038#define flush_dcache_page(page) do { } while (0)
39#define flush_dcache_mmap_lock(mapping) do { } while (0)
40#define flush_dcache_mmap_unlock(mapping) do { } while (0)
41#define flush_icache_range(start, end) _flush_cache_all()
42#define flush_icache_page(vma,pg) _flush_cache_all()
43#define flush_icache_user_range(vma,pg,adr,len) _flush_cache_all()
44#define flush_cache_sigtramp(addr) _flush_cache_all()
45#else
46#define flush_cache_all() do { } while (0)
47#define flush_cache_mm(mm) do { } while (0)
Ralf Baechleec8c0442006-12-12 17:14:57 +000048#define flush_cache_dup_mm(mm) do { } while (0)
Linus Torvalds1da177e2005-04-16 15:20:36 -070049#define flush_cache_range(vma, start, end) do { } while (0)
50#define flush_cache_page(vma, vmaddr, pfn) do { } while (0)
Ilya Loginov2d4dc892009-11-26 09:16:19 +010051#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 0
Linus Torvalds1da177e2005-04-16 15:20:36 -070052#define flush_dcache_page(page) do { } while (0)
53#define flush_dcache_mmap_lock(mapping) do { } while (0)
54#define flush_dcache_mmap_unlock(mapping) do { } while (0)
55#define flush_icache_range(start, end) do { } while (0)
56#define flush_icache_page(vma,pg) do { } while (0)
57#define flush_icache_user_range(vma,pg,adr,len) do { } while (0)
58#define flush_cache_sigtramp(addr) do { } while (0)
59#endif /* CONFIG_CHIP_* */
60
61#define flush_cache_vmap(start, end) do { } while (0)
62#define flush_cache_vunmap(start, end) do { } while (0)
63
64#define copy_to_user_page(vma, page, vaddr, dst, src, len) \
65do { \
66 memcpy(dst, src, len); \
67 flush_icache_user_range(vma, page, vaddr, len); \
68} while (0)
69#define copy_from_user_page(vma, page, vaddr, dst, src, len) \
70 memcpy(dst, src, len)
71
72#endif /* _ASM_M32R_CACHEFLUSH_H */