blob: a09caf8831705b3381892eb72b8e8304918eb5b9 [file] [log] [blame]
Hans Verkuil1c1e45d2008-04-28 20:24:33 -03001/*
2 * cx18 I2C functions
3 *
4 * Derived from ivtv-i2c.c
5 *
6 * Copyright (C) 2007 Hans Verkuil <hverkuil@xs4all.nl>
Andy Walls6afdeaf2010-05-23 18:53:35 -03007 * Copyright (C) 2008 Andy Walls <awalls@md.metrocast.net>
Hans Verkuil1c1e45d2008-04-28 20:24:33 -03008 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License, or
12 * (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA
22 * 02111-1307 USA
23 */
24
25#include "cx18-driver.h"
Andy Wallsb1526422008-08-30 16:03:44 -030026#include "cx18-io.h"
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030027#include "cx18-cards.h"
28#include "cx18-gpio.h"
Adrian Bunk50510992008-05-05 18:25:22 -030029#include "cx18-i2c.h"
Andy Wallsced07372008-11-02 10:59:04 -030030#include "cx18-irq.h"
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030031
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030032#define CX18_REG_I2C_1_WR 0xf15000
33#define CX18_REG_I2C_1_RD 0xf15008
34#define CX18_REG_I2C_2_WR 0xf25100
35#define CX18_REG_I2C_2_RD 0xf25108
36
37#define SETSCL_BIT 0x0001
38#define SETSDL_BIT 0x0002
39#define GETSCL_BIT 0x0004
40#define GETSDL_BIT 0x0008
41
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030042#define CX18_CS5345_I2C_ADDR 0x4c
Andy Walls8ca95562009-07-28 11:48:18 -030043#define CX18_Z8F0811_IR_TX_I2C_ADDR 0x70
44#define CX18_Z8F0811_IR_RX_I2C_ADDR 0x71
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030045
46/* This array should match the CX18_HW_ defines */
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030047static const u8 hw_addrs[] = {
Andy Walls8ca95562009-07-28 11:48:18 -030048 0, /* CX18_HW_TUNER */
49 0, /* CX18_HW_TVEEPROM */
50 CX18_CS5345_I2C_ADDR, /* CX18_HW_CS5345 */
51 0, /* CX18_HW_DVB */
52 0, /* CX18_HW_418_AV */
53 0, /* CX18_HW_GPIO_MUX */
54 0, /* CX18_HW_GPIO_RESET_CTRL */
55 CX18_Z8F0811_IR_TX_I2C_ADDR, /* CX18_HW_Z8F0811_IR_TX_HAUP */
56 CX18_Z8F0811_IR_RX_I2C_ADDR, /* CX18_HW_Z8F0811_IR_RX_HAUP */
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030057};
58
59/* This array should match the CX18_HW_ defines */
60/* This might well become a card-specific array */
61static const u8 hw_bus[] = {
Andy Wallsff2a2002009-02-20 23:52:13 -030062 1, /* CX18_HW_TUNER */
63 0, /* CX18_HW_TVEEPROM */
64 0, /* CX18_HW_CS5345 */
65 0, /* CX18_HW_DVB */
66 0, /* CX18_HW_418_AV */
Andy Wallseefe1012009-02-21 18:42:49 -030067 0, /* CX18_HW_GPIO_MUX */
68 0, /* CX18_HW_GPIO_RESET_CTRL */
Andy Walls8ca95562009-07-28 11:48:18 -030069 0, /* CX18_HW_Z8F0811_IR_TX_HAUP */
70 0, /* CX18_HW_Z8F0811_IR_RX_HAUP */
Andy Wallsff2a2002009-02-20 23:52:13 -030071};
72
73/* This array should match the CX18_HW_ defines */
Jean Delvareaf294862008-05-18 20:49:40 +020074static const char * const hw_devicenames[] = {
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030075 "tuner",
76 "tveeprom",
77 "cs5345",
Andy Wallsff2a2002009-02-20 23:52:13 -030078 "cx23418_DTV",
79 "cx23418_AV",
Andy Wallseefe1012009-02-21 18:42:49 -030080 "gpio_mux",
81 "gpio_reset_ctrl",
Andy Walls8ca95562009-07-28 11:48:18 -030082 "ir_tx_z8f0811_haup",
83 "ir_rx_z8f0811_haup",
Hans Verkuil1c1e45d2008-04-28 20:24:33 -030084};
85
Andy Walls83526192009-11-21 13:39:28 -030086static int cx18_i2c_new_ir(struct cx18 *cx, struct i2c_adapter *adap, u32 hw,
87 const char *type, u8 addr)
Andy Walls8ca95562009-07-28 11:48:18 -030088{
89 struct i2c_board_info info;
Andy Walls83526192009-11-21 13:39:28 -030090 struct IR_i2c_init_data *init_data = &cx->ir_i2c_init_data;
Andy Walls8ca95562009-07-28 11:48:18 -030091 unsigned short addr_list[2] = { addr, I2C_CLIENT_END };
92
93 memset(&info, 0, sizeof(struct i2c_board_info));
94 strlcpy(info.type, type, I2C_NAME_SIZE);
95
96 /* Our default information for ir-kbd-i2c.c to use */
97 switch (hw) {
98 case CX18_HW_Z8F0811_IR_RX_HAUP:
Mauro Carvalho Chehab02858ee2010-04-02 20:01:00 -030099 init_data->ir_codes = RC_MAP_HAUPPAUGE_NEW;
Andy Walls83526192009-11-21 13:39:28 -0300100 init_data->internal_get_key_func = IR_KBD_GET_KEY_HAUP_XVR;
101 init_data->type = IR_TYPE_RC5;
102 init_data->name = cx->card_name;
103 info.platform_data = init_data;
Andy Walls8ca95562009-07-28 11:48:18 -0300104 break;
105 }
106
Jean Delvare9a942412010-08-11 18:20:56 +0200107 return i2c_new_probed_device(adap, &info, addr_list, NULL) == NULL ?
108 -1 : 0;
Andy Walls8ca95562009-07-28 11:48:18 -0300109}
110
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300111int cx18_i2c_register(struct cx18 *cx, unsigned idx)
112{
Andy Wallsff2a2002009-02-20 23:52:13 -0300113 struct v4l2_subdev *sd;
114 int bus = hw_bus[idx];
115 struct i2c_adapter *adap = &cx->i2c_adap[bus];
Andy Wallsff2a2002009-02-20 23:52:13 -0300116 const char *type = hw_devicenames[idx];
117 u32 hw = 1 << idx;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300118
Andy Wallsff2a2002009-02-20 23:52:13 -0300119 if (idx >= ARRAY_SIZE(hw_addrs))
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300120 return -1;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300121
Andy Wallsff2a2002009-02-20 23:52:13 -0300122 if (hw == CX18_HW_TUNER) {
123 /* special tuner group handling */
Hans Verkuil53dacb12009-08-10 02:49:08 -0300124 sd = v4l2_i2c_new_subdev(&cx->v4l2_dev,
Laurent Pinchartaa55f3a2010-09-24 10:04:06 -0300125 adap, NULL, type, 0, cx->card_i2c->radio);
Andy Wallsff2a2002009-02-20 23:52:13 -0300126 if (sd != NULL)
127 sd->grp_id = hw;
Hans Verkuil53dacb12009-08-10 02:49:08 -0300128 sd = v4l2_i2c_new_subdev(&cx->v4l2_dev,
Laurent Pinchartaa55f3a2010-09-24 10:04:06 -0300129 adap, NULL, type, 0, cx->card_i2c->demod);
Andy Wallsff2a2002009-02-20 23:52:13 -0300130 if (sd != NULL)
131 sd->grp_id = hw;
Hans Verkuil53dacb12009-08-10 02:49:08 -0300132 sd = v4l2_i2c_new_subdev(&cx->v4l2_dev,
Laurent Pinchartaa55f3a2010-09-24 10:04:06 -0300133 adap, NULL, type, 0, cx->card_i2c->tv);
Andy Wallsff2a2002009-02-20 23:52:13 -0300134 if (sd != NULL)
135 sd->grp_id = hw;
136 return sd != NULL ? 0 : -1;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300137 }
138
Andy Walls83526192009-11-21 13:39:28 -0300139 if (hw & CX18_HW_IR_ANY)
140 return cx18_i2c_new_ir(cx, adap, hw, type, hw_addrs[idx]);
Andy Walls8ca95562009-07-28 11:48:18 -0300141
Andy Wallsff2a2002009-02-20 23:52:13 -0300142 /* Is it not an I2C device or one we do not wish to register? */
143 if (!hw_addrs[idx])
144 return -1;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300145
Andy Walls8ca95562009-07-28 11:48:18 -0300146 /* It's an I2C device other than an analog tuner or IR chip */
Laurent Pinchartaa55f3a2010-09-24 10:04:06 -0300147 sd = v4l2_i2c_new_subdev(&cx->v4l2_dev, adap, NULL, type, hw_addrs[idx],
148 NULL);
Andy Wallsff2a2002009-02-20 23:52:13 -0300149 if (sd != NULL)
150 sd->grp_id = hw;
151 return sd != NULL ? 0 : -1;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300152}
153
Andy Wallsff2a2002009-02-20 23:52:13 -0300154/* Find the first member of the subdev group id in hw */
155struct v4l2_subdev *cx18_find_hw(struct cx18 *cx, u32 hw)
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300156{
Andy Wallsff2a2002009-02-20 23:52:13 -0300157 struct v4l2_subdev *result = NULL;
158 struct v4l2_subdev *sd;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300159
Andy Wallsff2a2002009-02-20 23:52:13 -0300160 spin_lock(&cx->v4l2_dev.lock);
161 v4l2_device_for_each_subdev(sd, &cx->v4l2_dev) {
162 if (sd->grp_id == hw) {
163 result = sd;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300164 break;
165 }
166 }
Andy Wallsff2a2002009-02-20 23:52:13 -0300167 spin_unlock(&cx->v4l2_dev.lock);
168 return result;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300169}
170
171static void cx18_setscl(void *data, int state)
172{
173 struct cx18 *cx = ((struct cx18_i2c_algo_callback_data *)data)->cx;
174 int bus_index = ((struct cx18_i2c_algo_callback_data *)data)->bus_index;
175 u32 addr = bus_index ? CX18_REG_I2C_2_WR : CX18_REG_I2C_1_WR;
Andy Wallsb1526422008-08-30 16:03:44 -0300176 u32 r = cx18_read_reg(cx, addr);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300177
178 if (state)
Andy Walls3f75c612008-11-16 23:33:41 -0300179 cx18_write_reg(cx, r | SETSCL_BIT, addr);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300180 else
Andy Walls3f75c612008-11-16 23:33:41 -0300181 cx18_write_reg(cx, r & ~SETSCL_BIT, addr);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300182}
183
184static void cx18_setsda(void *data, int state)
185{
186 struct cx18 *cx = ((struct cx18_i2c_algo_callback_data *)data)->cx;
187 int bus_index = ((struct cx18_i2c_algo_callback_data *)data)->bus_index;
188 u32 addr = bus_index ? CX18_REG_I2C_2_WR : CX18_REG_I2C_1_WR;
Andy Wallsb1526422008-08-30 16:03:44 -0300189 u32 r = cx18_read_reg(cx, addr);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300190
191 if (state)
Andy Walls3f75c612008-11-16 23:33:41 -0300192 cx18_write_reg(cx, r | SETSDL_BIT, addr);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300193 else
Andy Walls3f75c612008-11-16 23:33:41 -0300194 cx18_write_reg(cx, r & ~SETSDL_BIT, addr);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300195}
196
197static int cx18_getscl(void *data)
198{
199 struct cx18 *cx = ((struct cx18_i2c_algo_callback_data *)data)->cx;
200 int bus_index = ((struct cx18_i2c_algo_callback_data *)data)->bus_index;
201 u32 addr = bus_index ? CX18_REG_I2C_2_RD : CX18_REG_I2C_1_RD;
202
Andy Wallsb1526422008-08-30 16:03:44 -0300203 return cx18_read_reg(cx, addr) & GETSCL_BIT;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300204}
205
206static int cx18_getsda(void *data)
207{
208 struct cx18 *cx = ((struct cx18_i2c_algo_callback_data *)data)->cx;
209 int bus_index = ((struct cx18_i2c_algo_callback_data *)data)->bus_index;
210 u32 addr = bus_index ? CX18_REG_I2C_2_RD : CX18_REG_I2C_1_RD;
211
Andy Wallsb1526422008-08-30 16:03:44 -0300212 return cx18_read_reg(cx, addr) & GETSDL_BIT;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300213}
214
215/* template for i2c-bit-algo */
216static struct i2c_adapter cx18_i2c_adap_template = {
217 .name = "cx18 i2c driver",
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300218 .algo = NULL, /* set by i2c-algo-bit */
219 .algo_data = NULL, /* filled from template */
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300220 .owner = THIS_MODULE,
221};
222
223#define CX18_SCL_PERIOD (10) /* usecs. 10 usec is period for a 100 KHz clock */
224#define CX18_ALGO_BIT_TIMEOUT (2) /* seconds */
225
226static struct i2c_algo_bit_data cx18_i2c_algo_template = {
227 .setsda = cx18_setsda,
228 .setscl = cx18_setscl,
229 .getsda = cx18_getsda,
230 .getscl = cx18_getscl,
231 .udelay = CX18_SCL_PERIOD/2, /* 1/2 clock period in usec*/
232 .timeout = CX18_ALGO_BIT_TIMEOUT*HZ /* jiffies */
233};
234
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300235/* init + register i2c algo-bit adapter */
236int init_cx18_i2c(struct cx18 *cx)
237{
Jean Delvare272aa392009-04-17 10:56:51 -0300238 int i, err;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300239 CX18_DEBUG_I2C("i2c init\n");
240
241 for (i = 0; i < 2; i++) {
Andy Wallsff2a2002009-02-20 23:52:13 -0300242 /* Setup algorithm for adapter */
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300243 memcpy(&cx->i2c_algo[i], &cx18_i2c_algo_template,
244 sizeof(struct i2c_algo_bit_data));
245 cx->i2c_algo_cb_data[i].cx = cx;
246 cx->i2c_algo_cb_data[i].bus_index = i;
247 cx->i2c_algo[i].data = &cx->i2c_algo_cb_data[i];
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300248
Andy Wallsff2a2002009-02-20 23:52:13 -0300249 /* Setup adapter */
250 memcpy(&cx->i2c_adap[i], &cx18_i2c_adap_template,
251 sizeof(struct i2c_adapter));
252 cx->i2c_adap[i].algo_data = &cx->i2c_algo[i];
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300253 sprintf(cx->i2c_adap[i].name + strlen(cx->i2c_adap[i].name),
Andy Walls5811cf92009-02-14 17:08:37 -0300254 " #%d-%d", cx->instance, i);
Andy Wallsff2a2002009-02-20 23:52:13 -0300255 i2c_set_adapdata(&cx->i2c_adap[i], &cx->v4l2_dev);
Andy Walls3d059132009-01-10 21:54:39 -0300256 cx->i2c_adap[i].dev.parent = &cx->pci_dev->dev;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300257 }
258
Andy Wallsb1526422008-08-30 16:03:44 -0300259 if (cx18_read_reg(cx, CX18_REG_I2C_2_WR) != 0x0003c02f) {
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300260 /* Reset/Unreset I2C hardware block */
Andy Wallsb1526422008-08-30 16:03:44 -0300261 /* Clock select 220MHz */
Andy Wallsced07372008-11-02 10:59:04 -0300262 cx18_write_reg_expect(cx, 0x10000000, 0xc71004,
263 0x00000000, 0x10001000);
Andy Wallsb1526422008-08-30 16:03:44 -0300264 /* Clock Enable */
Andy Wallsced07372008-11-02 10:59:04 -0300265 cx18_write_reg_expect(cx, 0x10001000, 0xc71024,
266 0x00001000, 0x10001000);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300267 }
268 /* courtesy of Steven Toth <stoth@hauppauge.com> */
Andy Wallsced07372008-11-02 10:59:04 -0300269 cx18_write_reg_expect(cx, 0x00c00000, 0xc7001c, 0x00000000, 0x00c000c0);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300270 mdelay(10);
Andy Wallsced07372008-11-02 10:59:04 -0300271 cx18_write_reg_expect(cx, 0x00c000c0, 0xc7001c, 0x000000c0, 0x00c000c0);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300272 mdelay(10);
Andy Wallsced07372008-11-02 10:59:04 -0300273 cx18_write_reg_expect(cx, 0x00c00000, 0xc7001c, 0x00000000, 0x00c000c0);
Andy Walls53ad02e2008-07-06 19:36:52 -0300274 mdelay(10);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300275
Andy Wallsb1526422008-08-30 16:03:44 -0300276 /* Set to edge-triggered intrs. */
Andy Wallsced07372008-11-02 10:59:04 -0300277 cx18_write_reg(cx, 0x00c00000, 0xc730c8);
Andy Wallsb1526422008-08-30 16:03:44 -0300278 /* Clear any stale intrs */
Andy Wallsced07372008-11-02 10:59:04 -0300279 cx18_write_reg_expect(cx, HW2_I2C1_INT|HW2_I2C2_INT, HW2_INT_CLR_STATUS,
280 ~(HW2_I2C1_INT|HW2_I2C2_INT), HW2_I2C1_INT|HW2_I2C2_INT);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300281
282 /* Hw I2C1 Clock Freq ~100kHz */
Andy Walls3f75c612008-11-16 23:33:41 -0300283 cx18_write_reg(cx, 0x00021c0f & ~4, CX18_REG_I2C_1_WR);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300284 cx18_setscl(&cx->i2c_algo_cb_data[0], 1);
285 cx18_setsda(&cx->i2c_algo_cb_data[0], 1);
286
287 /* Hw I2C2 Clock Freq ~100kHz */
Andy Walls3f75c612008-11-16 23:33:41 -0300288 cx18_write_reg(cx, 0x00021c0f & ~4, CX18_REG_I2C_2_WR);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300289 cx18_setscl(&cx->i2c_algo_cb_data[1], 1);
290 cx18_setsda(&cx->i2c_algo_cb_data[1], 1);
291
Andy Wallseefe1012009-02-21 18:42:49 -0300292 cx18_call_hw(cx, CX18_HW_GPIO_RESET_CTRL,
293 core, reset, (u32) CX18_GPIO_RESET_I2C);
Andy Walls1f09e8a2008-06-22 01:27:00 -0300294
Jean Delvare272aa392009-04-17 10:56:51 -0300295 err = i2c_bit_add_bus(&cx->i2c_adap[0]);
296 if (err)
297 goto err;
298 err = i2c_bit_add_bus(&cx->i2c_adap[1]);
299 if (err)
300 goto err_del_bus_0;
301 return 0;
302
303 err_del_bus_0:
304 i2c_del_adapter(&cx->i2c_adap[0]);
305 err:
306 return err;
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300307}
308
309void exit_cx18_i2c(struct cx18 *cx)
310{
311 int i;
312 CX18_DEBUG_I2C("i2c exit\n");
Andy Wallsb1526422008-08-30 16:03:44 -0300313 cx18_write_reg(cx, cx18_read_reg(cx, CX18_REG_I2C_1_WR) | 4,
314 CX18_REG_I2C_1_WR);
315 cx18_write_reg(cx, cx18_read_reg(cx, CX18_REG_I2C_2_WR) | 4,
316 CX18_REG_I2C_2_WR);
Hans Verkuil1c1e45d2008-04-28 20:24:33 -0300317
318 for (i = 0; i < 2; i++) {
319 i2c_del_adapter(&cx->i2c_adap[i]);
320 }
321}
322
323/*
324 Hauppauge HVR1600 should have:
325 32 cx24227
326 98 unknown
327 a0 eeprom
328 c2 tuner
329 e? zilog ir
330 */