blob: 4567d8042b22e0af0aa4966c49b159b12ccfeb42 [file] [log] [blame]
Zhang Xiantao1d737c82007-12-14 09:35:10 +08001#ifndef __KVM_X86_MMU_H
2#define __KVM_X86_MMU_H
3
Avi Kivityedf88412007-12-16 11:02:48 +02004#include <linux/kvm_host.h>
Avi Kivityfc78f512009-12-07 12:16:48 +02005#include "kvm_cache_regs.h"
Zhang Xiantao1d737c82007-12-14 09:35:10 +08006
Sheng Yang8c6d6ad2008-04-25 10:17:08 +08007#define PT64_PT_BITS 9
8#define PT64_ENT_PER_PAGE (1 << PT64_PT_BITS)
9#define PT32_PT_BITS 10
10#define PT32_ENT_PER_PAGE (1 << PT32_PT_BITS)
11
12#define PT_WRITABLE_SHIFT 1
13
14#define PT_PRESENT_MASK (1ULL << 0)
15#define PT_WRITABLE_MASK (1ULL << PT_WRITABLE_SHIFT)
16#define PT_USER_MASK (1ULL << 2)
17#define PT_PWT_MASK (1ULL << 3)
18#define PT_PCD_MASK (1ULL << 4)
Avi Kivity1b7fcd32008-05-15 13:51:35 +030019#define PT_ACCESSED_SHIFT 5
20#define PT_ACCESSED_MASK (1ULL << PT_ACCESSED_SHIFT)
Sheng Yang8c6d6ad2008-04-25 10:17:08 +080021#define PT_DIRTY_MASK (1ULL << 6)
22#define PT_PAGE_SIZE_MASK (1ULL << 7)
23#define PT_PAT_MASK (1ULL << 7)
24#define PT_GLOBAL_MASK (1ULL << 8)
25#define PT64_NX_SHIFT 63
26#define PT64_NX_MASK (1ULL << PT64_NX_SHIFT)
27
28#define PT_PAT_SHIFT 7
29#define PT_DIR_PAT_SHIFT 12
30#define PT_DIR_PAT_MASK (1ULL << PT_DIR_PAT_SHIFT)
31
32#define PT32_DIR_PSE36_SIZE 4
33#define PT32_DIR_PSE36_SHIFT 13
34#define PT32_DIR_PSE36_MASK \
35 (((1ULL << PT32_DIR_PSE36_SIZE) - 1) << PT32_DIR_PSE36_SHIFT)
36
37#define PT64_ROOT_LEVEL 4
38#define PT32_ROOT_LEVEL 2
39#define PT32E_ROOT_LEVEL 3
40
Marcelo Tosatti94d8b052009-06-11 12:07:42 -030041int kvm_mmu_get_spte_hierarchy(struct kvm_vcpu *vcpu, u64 addr, u64 sptes[4]);
42
Zhang Xiantao1d737c82007-12-14 09:35:10 +080043static inline void kvm_mmu_free_some_pages(struct kvm_vcpu *vcpu)
44{
Zhang Xiantaof05e70a2007-12-14 10:01:48 +080045 if (unlikely(vcpu->kvm->arch.n_free_mmu_pages < KVM_MIN_FREE_MMU_PAGES))
Zhang Xiantao1d737c82007-12-14 09:35:10 +080046 __kvm_mmu_free_some_pages(vcpu);
47}
48
49static inline int kvm_mmu_reload(struct kvm_vcpu *vcpu)
50{
51 if (likely(vcpu->arch.mmu.root_hpa != INVALID_PAGE))
52 return 0;
53
54 return kvm_mmu_load(vcpu);
55}
56
57static inline int is_long_mode(struct kvm_vcpu *vcpu)
58{
59#ifdef CONFIG_X86_64
Amit Shah41d6af12008-02-28 16:06:15 +053060 return vcpu->arch.shadow_efer & EFER_LMA;
Zhang Xiantao1d737c82007-12-14 09:35:10 +080061#else
62 return 0;
63#endif
64}
65
66static inline int is_pae(struct kvm_vcpu *vcpu)
67{
Avi Kivityfc78f512009-12-07 12:16:48 +020068 return kvm_read_cr4_bits(vcpu, X86_CR4_PAE);
Zhang Xiantao1d737c82007-12-14 09:35:10 +080069}
70
71static inline int is_pse(struct kvm_vcpu *vcpu)
72{
Avi Kivityfc78f512009-12-07 12:16:48 +020073 return kvm_read_cr4_bits(vcpu, X86_CR4_PSE);
Zhang Xiantao1d737c82007-12-14 09:35:10 +080074}
75
76static inline int is_paging(struct kvm_vcpu *vcpu)
77{
78 return vcpu->arch.cr0 & X86_CR0_PG;
79}
80
Avi Kivity43a37952009-06-10 14:12:05 +030081static inline int is_present_gpte(unsigned long pte)
Dong, Eddie20c466b2009-03-31 23:03:45 +080082{
83 return pte & PT_PRESENT_MASK;
84}
85
Zhang Xiantao1d737c82007-12-14 09:35:10 +080086#endif