blob: 41ff7e0d403a7978b4331bb8a1d0c2985cea1c72 [file] [log] [blame]
Ben Skeggs94580292012-07-06 12:14:00 +10001#ifndef __NOUVEAU_DRMCLI_H__
2#define __NOUVEAU_DRMCLI_H__
3
Ben Skeggs77145f12012-07-31 16:16:21 +10004#define DRIVER_AUTHOR "Nouveau Project"
5#define DRIVER_EMAIL "nouveau@lists.freedesktop.org"
6
7#define DRIVER_NAME "nouveau"
8#define DRIVER_DESC "nVidia Riva/TNT/GeForce/Quadro/Tesla"
9#define DRIVER_DATE "20120801"
10
11#define DRIVER_MAJOR 1
12#define DRIVER_MINOR 1
Christoph Bumiller142c21b2013-03-27 22:25:52 +010013#define DRIVER_PATCHLEVEL 1
14
15/*
16 * 1.1.1:
17 * - added support for tiled system memory buffer objects
18 * - added support for NOUVEAU_GETPARAM_GRAPH_UNITS on [nvc0,nve0].
19 * - added support for compressed memory storage types on [nvc0,nve0].
20 * - added support for software methods 0x600,0x644,0x6ac on nvc0
21 * to control registers on the MPs to enable performance counters,
22 * and to control the warp error enable mask (OpenGL requires out of
23 * bounds access to local memory to be silently ignored / return 0).
24 */
Ben Skeggs77145f12012-07-31 16:16:21 +100025
Ben Skeggs94580292012-07-06 12:14:00 +100026#include <core/client.h>
Ben Skeggs1d7c71a2013-01-31 09:23:34 +100027#include <core/event.h>
Ben Skeggs94580292012-07-06 12:14:00 +100028
Ben Skeggsebb945a2012-07-20 08:17:34 +100029#include <subdev/vm.h>
30
Ben Skeggs94580292012-07-06 12:14:00 +100031#include <drmP.h>
32#include <drm/nouveau_drm.h>
33
Linus Torvalds612a9aa2012-10-03 23:29:23 -070034#include <drm/ttm/ttm_bo_api.h>
35#include <drm/ttm/ttm_bo_driver.h>
36#include <drm/ttm/ttm_placement.h>
37#include <drm/ttm/ttm_memory.h>
38#include <drm/ttm/ttm_module.h>
39#include <drm/ttm/ttm_page_alloc.h>
Ben Skeggsebb945a2012-07-20 08:17:34 +100040
41struct nouveau_channel;
42
43#define DRM_FILE_PAGE_OFFSET (0x100000000ULL >> PAGE_SHIFT)
44
Ben Skeggsebb945a2012-07-20 08:17:34 +100045#include "nouveau_fence.h"
Ben Skeggs77145f12012-07-31 16:16:21 +100046#include "nouveau_bios.h"
Ben Skeggsebb945a2012-07-20 08:17:34 +100047
48struct nouveau_drm_tile {
49 struct nouveau_fence *fence;
50 bool used;
51};
52
Ben Skeggs94580292012-07-06 12:14:00 +100053enum nouveau_drm_handle {
54 NVDRM_CLIENT = 0xffffffff,
55 NVDRM_DEVICE = 0xdddddddd,
Ben Skeggsebb945a2012-07-20 08:17:34 +100056 NVDRM_PUSH = 0xbbbb0000, /* |= client chid */
57 NVDRM_CHAN = 0xcccc0000, /* |= client chid */
Ben Skeggs94580292012-07-06 12:14:00 +100058};
59
60struct nouveau_cli {
61 struct nouveau_client base;
62 struct list_head head;
63 struct mutex mutex;
Ben Skeggsebb945a2012-07-20 08:17:34 +100064 void *abi16;
Ben Skeggs94580292012-07-06 12:14:00 +100065};
66
Ben Skeggsebb945a2012-07-20 08:17:34 +100067static inline struct nouveau_cli *
68nouveau_cli(struct drm_file *fpriv)
69{
70 return fpriv ? fpriv->driver_priv : NULL;
71}
72
Ben Skeggs94580292012-07-06 12:14:00 +100073struct nouveau_drm {
74 struct nouveau_cli client;
75 struct drm_device *dev;
76
77 struct nouveau_object *device;
78 struct list_head clients;
Ben Skeggscb75d972012-07-11 10:44:20 +100079
80 struct {
81 enum {
82 UNKNOWN = 0,
83 DISABLE = 1,
84 ENABLED = 2
85 } stat;
86 u32 base;
87 u32 size;
88 } agp;
Ben Skeggsebb945a2012-07-20 08:17:34 +100089
90 /* TTM interface support */
91 struct {
92 struct drm_global_reference mem_global_ref;
93 struct ttm_bo_global_ref bo_global_ref;
94 struct ttm_bo_device bdev;
95 atomic_t validate_sequence;
96 int (*move)(struct nouveau_channel *,
97 struct ttm_buffer_object *,
98 struct ttm_mem_reg *, struct ttm_mem_reg *);
Ben Skeggs1bb3f6a2013-07-08 10:40:35 +100099 struct nouveau_channel *chan;
Ben Skeggsebb945a2012-07-20 08:17:34 +1000100 int mtrr;
101 } ttm;
102
103 /* GEM interface support */
104 struct {
105 u64 vram_available;
106 u64 gart_available;
107 } gem;
108
109 /* synchronisation */
110 void *fence;
111
112 /* context for accelerated drm-internal operations */
Ben Skeggs49981042012-08-06 19:38:25 +1000113 struct nouveau_channel *cechan;
Ben Skeggsebb945a2012-07-20 08:17:34 +1000114 struct nouveau_channel *channel;
115 struct nouveau_gpuobj *notify;
116 struct nouveau_fbdev *fbcon;
117
118 /* nv10-nv40 tiling regions */
119 struct {
120 struct nouveau_drm_tile reg[15];
121 spinlock_t lock;
122 } tile;
Ben Skeggs51a3d342012-07-26 09:12:47 +1000123
Ben Skeggs77145f12012-07-31 16:16:21 +1000124 /* modesetting */
125 struct nvbios vbios;
126 struct nouveau_display *display;
Ben Skeggs51a3d342012-07-26 09:12:47 +1000127 struct backlight_device *backlight;
Maarten Lankhorste4604d82013-03-24 12:56:30 +0100128 struct nouveau_eventh vblank[4];
Ben Skeggs77145f12012-07-31 16:16:21 +1000129
130 /* power management */
131 struct nouveau_pm *pm;
Ben Skeggs94580292012-07-06 12:14:00 +1000132};
133
Ben Skeggsebb945a2012-07-20 08:17:34 +1000134static inline struct nouveau_drm *
135nouveau_drm(struct drm_device *dev)
136{
Ben Skeggs77145f12012-07-31 16:16:21 +1000137 return dev->dev_private;
138}
139
140static inline struct nouveau_device *
141nouveau_dev(struct drm_device *dev)
142{
143 return nv_device(nouveau_drm(dev)->device);
Ben Skeggsebb945a2012-07-20 08:17:34 +1000144}
145
Dave Airlie2d8b9cc2012-11-02 11:04:28 +1000146int nouveau_pmops_suspend(struct device *);
147int nouveau_pmops_resume(struct device *);
Ben Skeggs94580292012-07-06 12:14:00 +1000148
Ben Skeggsaa74c372012-09-12 13:38:13 +1000149#define NV_FATAL(cli, fmt, args...) nv_fatal((cli), fmt, ##args)
150#define NV_ERROR(cli, fmt, args...) nv_error((cli), fmt, ##args)
151#define NV_WARN(cli, fmt, args...) nv_warn((cli), fmt, ##args)
152#define NV_INFO(cli, fmt, args...) nv_info((cli), fmt, ##args)
153#define NV_DEBUG(cli, fmt, args...) do { \
Ben Skeggs94580292012-07-06 12:14:00 +1000154 if (drm_debug & DRM_UT_DRIVER) \
Ben Skeggsaa74c372012-09-12 13:38:13 +1000155 nv_info((cli), fmt, ##args); \
Ben Skeggs94580292012-07-06 12:14:00 +1000156} while (0)
157
Ben Skeggs94307382012-10-31 12:11:15 +1000158extern int nouveau_modeset;
159
Ben Skeggs94580292012-07-06 12:14:00 +1000160#endif