1. 46a57af drivers: clk: st: PLL rate change implementation for DVFS by Gabriel Fernandez · 9 years ago
  2. b9b8e61 clk: st: Support for PLLs inside ClockGenA(s) by Gabriel FERNANDEZ · 11 years ago