blob: b7232b157061f05981209f77fa149cf914b8ce7c [file] [log] [blame]
Patil, Rachna01636eb2012-10-16 12:55:43 +05301#ifndef __LINUX_TI_AM335X_TSCADC_MFD_H
2#define __LINUX_TI_AM335X_TSCADC_MFD_H
3
4/*
5 * TI Touch Screen / ADC MFD driver
6 *
7 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation version 2.
12 *
13 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
14 * kind, whether express or implied; without even the implied warranty
15 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 */
18
19#include <linux/mfd/core.h>
20
21#define REG_RAWIRQSTATUS 0x024
22#define REG_IRQSTATUS 0x028
23#define REG_IRQENABLE 0x02C
24#define REG_IRQCLR 0x030
25#define REG_IRQWAKEUP 0x034
26#define REG_CTRL 0x040
27#define REG_ADCFSM 0x044
28#define REG_CLKDIV 0x04C
29#define REG_SE 0x054
30#define REG_IDLECONFIG 0x058
31#define REG_CHARGECONFIG 0x05C
32#define REG_CHARGEDELAY 0x060
33#define REG_STEPCONFIG(n) (0x64 + ((n - 1) * 8))
34#define REG_STEPDELAY(n) (0x68 + ((n - 1) * 8))
35#define REG_FIFO0CNT 0xE4
36#define REG_FIFO0THR 0xE8
37#define REG_FIFO1CNT 0xF0
38#define REG_FIFO1THR 0xF4
39#define REG_FIFO0 0x100
40#define REG_FIFO1 0x200
41
42/* Register Bitfields */
43/* IRQ wakeup enable */
44#define IRQWKUP_ENB BIT(0)
45
46/* Step Enable */
47#define STEPENB_MASK (0x1FFFF << 0)
48#define STEPENB(val) ((val) << 0)
49#define STPENB_STEPENB STEPENB(0x1FFFF)
50
51/* IRQ enable */
52#define IRQENB_HW_PEN BIT(0)
53#define IRQENB_FIFO0THRES BIT(2)
54#define IRQENB_FIFO1THRES BIT(5)
55#define IRQENB_PENUP BIT(9)
56
57/* Step Configuration */
58#define STEPCONFIG_MODE_MASK (3 << 0)
59#define STEPCONFIG_MODE(val) ((val) << 0)
60#define STEPCONFIG_MODE_HWSYNC STEPCONFIG_MODE(2)
61#define STEPCONFIG_AVG_MASK (7 << 2)
62#define STEPCONFIG_AVG(val) ((val) << 2)
63#define STEPCONFIG_AVG_16 STEPCONFIG_AVG(4)
64#define STEPCONFIG_XPP BIT(5)
65#define STEPCONFIG_XNN BIT(6)
66#define STEPCONFIG_YPP BIT(7)
67#define STEPCONFIG_YNN BIT(8)
68#define STEPCONFIG_XNP BIT(9)
69#define STEPCONFIG_YPN BIT(10)
70#define STEPCONFIG_INM_MASK (0xF << 15)
71#define STEPCONFIG_INM(val) ((val) << 15)
72#define STEPCONFIG_INM_ADCREFM STEPCONFIG_INM(8)
73#define STEPCONFIG_INP_MASK (0xF << 19)
74#define STEPCONFIG_INP(val) ((val) << 19)
75#define STEPCONFIG_INP_AN2 STEPCONFIG_INP(2)
76#define STEPCONFIG_INP_AN3 STEPCONFIG_INP(3)
77#define STEPCONFIG_INP_AN4 STEPCONFIG_INP(4)
78#define STEPCONFIG_INP_ADCREFM STEPCONFIG_INP(8)
79#define STEPCONFIG_FIFO1 BIT(26)
80
81/* Delay register */
82#define STEPDELAY_OPEN_MASK (0x3FFFF << 0)
83#define STEPDELAY_OPEN(val) ((val) << 0)
84#define STEPCONFIG_OPENDLY STEPDELAY_OPEN(0x098)
85#define STEPDELAY_SAMPLE_MASK (0xFF << 24)
86#define STEPDELAY_SAMPLE(val) ((val) << 24)
87#define STEPCONFIG_SAMPLEDLY STEPDELAY_SAMPLE(0)
88
89/* Charge Config */
90#define STEPCHARGE_RFP_MASK (7 << 12)
91#define STEPCHARGE_RFP(val) ((val) << 12)
92#define STEPCHARGE_RFP_XPUL STEPCHARGE_RFP(1)
93#define STEPCHARGE_INM_MASK (0xF << 15)
94#define STEPCHARGE_INM(val) ((val) << 15)
95#define STEPCHARGE_INM_AN1 STEPCHARGE_INM(1)
96#define STEPCHARGE_INP_MASK (0xF << 19)
97#define STEPCHARGE_INP(val) ((val) << 19)
98#define STEPCHARGE_INP_AN1 STEPCHARGE_INP(1)
99#define STEPCHARGE_RFM_MASK (3 << 23)
100#define STEPCHARGE_RFM(val) ((val) << 23)
101#define STEPCHARGE_RFM_XNUR STEPCHARGE_RFM(1)
102
103/* Charge delay */
104#define CHARGEDLY_OPEN_MASK (0x3FFFF << 0)
105#define CHARGEDLY_OPEN(val) ((val) << 0)
106#define CHARGEDLY_OPENDLY CHARGEDLY_OPEN(1)
107
108/* Control register */
109#define CNTRLREG_TSCSSENB BIT(0)
110#define CNTRLREG_STEPID BIT(1)
111#define CNTRLREG_STEPCONFIGWRT BIT(2)
112#define CNTRLREG_POWERDOWN BIT(4)
113#define CNTRLREG_AFE_CTRL_MASK (3 << 5)
114#define CNTRLREG_AFE_CTRL(val) ((val) << 5)
115#define CNTRLREG_4WIRE CNTRLREG_AFE_CTRL(1)
116#define CNTRLREG_5WIRE CNTRLREG_AFE_CTRL(2)
117#define CNTRLREG_8WIRE CNTRLREG_AFE_CTRL(3)
118#define CNTRLREG_TSCENB BIT(7)
119
120#define ADC_CLK 3000000
121#define MAX_CLK_DIV 7
122
123#define TSCADC_CELLS 0
124
125struct mfd_tscadc_board {
126 struct tsc_data *tsc_init;
127};
128
129struct ti_tscadc_dev {
130 struct device *dev;
131 struct regmap *regmap_tscadc;
132 void __iomem *tscadc_base;
133 int irq;
134 struct mfd_cell cells[TSCADC_CELLS];
135};
136
137#endif