Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-5.4 / 10cec917d0008b3457088f2619ac7331adb4b743 / . / drivers / clk / sunxi-ng / ccu-sun8i-h3.c
blob: 62e4f0d2b2fcfd181ba23476ad0953836dcfa026 [file] [log] [blame]
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]1/*
2 * Copyright (c) 2016 Maxime Ripard. All rights reserved.
3 *
4 * This software is licensed under the terms of the GNU General Public
5 * License version 2, as published by the Free Software Foundation, and
6 * may be copied, distributed, and modified under those terms.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 */
13
14#include <linux/clk-provider.h>
15#include <linux/of_address.h>
16
17#include "ccu_common.h"
18#include "ccu_reset.h"
19
20#include "ccu_div.h"
21#include "ccu_gate.h"
22#include "ccu_mp.h"
23#include "ccu_mult.h"
24#include "ccu_nk.h"
25#include "ccu_nkm.h"
26#include "ccu_nkmp.h"
27#include "ccu_nm.h"
28#include "ccu_phase.h"
29
30#include "ccu-sun8i-h3.h"
31
32static SUNXI_CCU_NKMP_WITH_GATE_LOCK(pll_cpux_clk, "pll-cpux",
33 "osc24M", 0x000,
34 8, 5, /* N */
35 4, 2, /* K */
36 0, 2, /* M */
37 16, 2, /* P */
38 BIT(31), /* gate */
39 BIT(28), /* lock */
40 0);
41
42/*
43 * The Audio PLL is supposed to have 4 outputs: 3 fixed factors from
44 * the base (2x, 4x and 8x), and one variable divider (the one true
45 * pll audio).
46 *
47 * We don't have any need for the variable divider for now, so we just
48 * hardcode it to match with the clock names
49 */
50#define SUN8I_H3_PLL_AUDIO_REG 0x008
51
52static SUNXI_CCU_NM_WITH_GATE_LOCK(pll_audio_base_clk, "pll-audio-base",
53 "osc24M", 0x008,
54 8, 7, /* N */
55 0, 5, /* M */
56 BIT(31), /* gate */
57 BIT(28), /* lock */
58 0);
59
60static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_video_clk, "pll-video",
61 "osc24M", 0x0010,
62 8, 7, /* N */
63 0, 4, /* M */
64 BIT(24), /* frac enable */
65 BIT(25), /* frac select */
66 270000000, /* frac rate 0 */
67 297000000, /* frac rate 1 */
68 BIT(31), /* gate */
69 BIT(28), /* lock */
70 0);
71
72static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_ve_clk, "pll-ve",
73 "osc24M", 0x0018,
74 8, 7, /* N */
75 0, 4, /* M */
76 BIT(24), /* frac enable */
77 BIT(25), /* frac select */
78 270000000, /* frac rate 0 */
79 297000000, /* frac rate 1 */
80 BIT(31), /* gate */
81 BIT(28), /* lock */
82 0);
83
84static SUNXI_CCU_NKM_WITH_GATE_LOCK(pll_ddr_clk, "pll-ddr",
85 "osc24M", 0x020,
86 8, 5, /* N */
87 4, 2, /* K */
88 0, 2, /* M */
89 BIT(31), /* gate */
90 BIT(28), /* lock */
91 0);
92
93static SUNXI_CCU_NK_WITH_GATE_LOCK_POSTDIV(pll_periph0_clk, "pll-periph0",
94 "osc24M", 0x028,
95 8, 5, /* N */
96 4, 2, /* K */
97 BIT(31), /* gate */
98 BIT(28), /* lock */
99 2, /* post-div */
100 0);
101
102static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_gpu_clk, "pll-gpu",
103 "osc24M", 0x0038,
104 8, 7, /* N */
105 0, 4, /* M */
106 BIT(24), /* frac enable */
107 BIT(25), /* frac select */
108 270000000, /* frac rate 0 */
109 297000000, /* frac rate 1 */
110 BIT(31), /* gate */
111 BIT(28), /* lock */
112 0);
113
114static SUNXI_CCU_NK_WITH_GATE_LOCK_POSTDIV(pll_periph1_clk, "pll-periph1",
115 "osc24M", 0x044,
116 8, 5, /* N */
117 4, 2, /* K */
118 BIT(31), /* gate */
119 BIT(28), /* lock */
120 2, /* post-div */
121 0);
122
123static SUNXI_CCU_NM_WITH_FRAC_GATE_LOCK(pll_de_clk, "pll-de",
124 "osc24M", 0x0048,
125 8, 7, /* N */
126 0, 4, /* M */
127 BIT(24), /* frac enable */
128 BIT(25), /* frac select */
129 270000000, /* frac rate 0 */
130 297000000, /* frac rate 1 */
131 BIT(31), /* gate */
132 BIT(28), /* lock */
133 0);
134
135static const char * const cpux_parents[] = { "osc32k", "osc24M",
136 "pll-cpux" , "pll-cpux" };
137static SUNXI_CCU_MUX(cpux_clk, "cpux", cpux_parents,
138 0x050, 16, 2, CLK_IS_CRITICAL);
139
140static SUNXI_CCU_M(axi_clk, "axi", "cpux", 0x050, 0, 2, 0);
141
142static const char * const ahb1_parents[] = { "osc32k", "osc24M",
143 "axi" , "pll-periph0" };
Chen-Yu Tsai13e0dde2017-05-19 15:06:08 +0800[diff] [blame]144static const struct ccu_mux_var_prediv ahb1_predivs[] = {
145 { .index = 3, .shift = 6, .width = 2 },
146};
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]147static struct ccu_div ahb1_clk = {
148 .div = _SUNXI_CCU_DIV_FLAGS(4, 2, CLK_DIVIDER_POWER_OF_TWO),
149
150 .mux = {
151 .shift = 12,
152 .width = 2,
153
Chen-Yu Tsai13e0dde2017-05-19 15:06:08 +0800[diff] [blame]154 .var_predivs = ahb1_predivs,
155 .n_var_predivs = ARRAY_SIZE(ahb1_predivs),
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]156 },
157
158 .common = {
159 .reg = 0x054,
160 .features = CCU_FEATURE_VARIABLE_PREDIV,
161 .hw.init = CLK_HW_INIT_PARENTS("ahb1",
162 ahb1_parents,
163 &ccu_div_ops,
164 0),
165 },
166};
167
168static struct clk_div_table apb1_div_table[] = {
169 { .val = 0, .div = 2 },
170 { .val = 1, .div = 2 },
171 { .val = 2, .div = 4 },
172 { .val = 3, .div = 8 },
173 { /* Sentinel */ },
174};
175static SUNXI_CCU_DIV_TABLE(apb1_clk, "apb1", "ahb1",
176 0x054, 8, 2, apb1_div_table, 0);
177
178static const char * const apb2_parents[] = { "osc32k", "osc24M",
179 "pll-periph0" , "pll-periph0" };
180static SUNXI_CCU_MP_WITH_MUX(apb2_clk, "apb2", apb2_parents, 0x058,
181 0, 5, /* M */
182 16, 2, /* P */
183 24, 2, /* mux */
184 0);
185
186static const char * const ahb2_parents[] = { "ahb1" , "pll-periph0" };
Chen-Yu Tsaiff5294d2016-08-25 14:21:57 +0800[diff] [blame]187static const struct ccu_mux_fixed_prediv ahb2_fixed_predivs[] = {
188 { .index = 1, .div = 2 },
189};
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]190static struct ccu_mux ahb2_clk = {
191 .mux = {
192 .shift = 0,
193 .width = 1,
Chen-Yu Tsaiff5294d2016-08-25 14:21:57 +0800[diff] [blame]194 .fixed_predivs = ahb2_fixed_predivs,
195 .n_predivs = ARRAY_SIZE(ahb2_fixed_predivs),
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]196 },
197
198 .common = {
199 .reg = 0x05c,
200 .features = CCU_FEATURE_FIXED_PREDIV,
201 .hw.init = CLK_HW_INIT_PARENTS("ahb2",
202 ahb2_parents,
203 &ccu_mux_ops,
204 0),
205 },
206};
207
208static SUNXI_CCU_GATE(bus_ce_clk, "bus-ce", "ahb1",
209 0x060, BIT(5), 0);
210static SUNXI_CCU_GATE(bus_dma_clk, "bus-dma", "ahb1",
211 0x060, BIT(6), 0);
212static SUNXI_CCU_GATE(bus_mmc0_clk, "bus-mmc0", "ahb1",
213 0x060, BIT(8), 0);
214static SUNXI_CCU_GATE(bus_mmc1_clk, "bus-mmc1", "ahb1",
215 0x060, BIT(9), 0);
216static SUNXI_CCU_GATE(bus_mmc2_clk, "bus-mmc2", "ahb1",
217 0x060, BIT(10), 0);
218static SUNXI_CCU_GATE(bus_nand_clk, "bus-nand", "ahb1",
219 0x060, BIT(13), 0);
220static SUNXI_CCU_GATE(bus_dram_clk, "bus-dram", "ahb1",
221 0x060, BIT(14), 0);
222static SUNXI_CCU_GATE(bus_emac_clk, "bus-emac", "ahb2",
223 0x060, BIT(17), 0);
224static SUNXI_CCU_GATE(bus_ts_clk, "bus-ts", "ahb1",
225 0x060, BIT(18), 0);
226static SUNXI_CCU_GATE(bus_hstimer_clk, "bus-hstimer", "ahb1",
227 0x060, BIT(19), 0);
228static SUNXI_CCU_GATE(bus_spi0_clk, "bus-spi0", "ahb1",
229 0x060, BIT(20), 0);
230static SUNXI_CCU_GATE(bus_spi1_clk, "bus-spi1", "ahb1",
231 0x060, BIT(21), 0);
232static SUNXI_CCU_GATE(bus_otg_clk, "bus-otg", "ahb1",
233 0x060, BIT(23), 0);
234static SUNXI_CCU_GATE(bus_ehci0_clk, "bus-ehci0", "ahb1",
235 0x060, BIT(24), 0);
236static SUNXI_CCU_GATE(bus_ehci1_clk, "bus-ehci1", "ahb2",
237 0x060, BIT(25), 0);
238static SUNXI_CCU_GATE(bus_ehci2_clk, "bus-ehci2", "ahb2",
239 0x060, BIT(26), 0);
240static SUNXI_CCU_GATE(bus_ehci3_clk, "bus-ehci3", "ahb2",
241 0x060, BIT(27), 0);
242static SUNXI_CCU_GATE(bus_ohci0_clk, "bus-ohci0", "ahb1",
243 0x060, BIT(28), 0);
244static SUNXI_CCU_GATE(bus_ohci1_clk, "bus-ohci1", "ahb2",
245 0x060, BIT(29), 0);
246static SUNXI_CCU_GATE(bus_ohci2_clk, "bus-ohci2", "ahb2",
247 0x060, BIT(30), 0);
248static SUNXI_CCU_GATE(bus_ohci3_clk, "bus-ohci3", "ahb2",
249 0x060, BIT(31), 0);
250
251static SUNXI_CCU_GATE(bus_ve_clk, "bus-ve", "ahb1",
252 0x064, BIT(0), 0);
253static SUNXI_CCU_GATE(bus_tcon0_clk, "bus-tcon0", "ahb1",
254 0x064, BIT(3), 0);
255static SUNXI_CCU_GATE(bus_tcon1_clk, "bus-tcon1", "ahb1",
256 0x064, BIT(4), 0);
257static SUNXI_CCU_GATE(bus_deinterlace_clk, "bus-deinterlace", "ahb1",
258 0x064, BIT(5), 0);
259static SUNXI_CCU_GATE(bus_csi_clk, "bus-csi", "ahb1",
260 0x064, BIT(8), 0);
261static SUNXI_CCU_GATE(bus_tve_clk, "bus-tve", "ahb1",
262 0x064, BIT(9), 0);
263static SUNXI_CCU_GATE(bus_hdmi_clk, "bus-hdmi", "ahb1",
264 0x064, BIT(11), 0);
265static SUNXI_CCU_GATE(bus_de_clk, "bus-de", "ahb1",
266 0x064, BIT(12), 0);
267static SUNXI_CCU_GATE(bus_gpu_clk, "bus-gpu", "ahb1",
268 0x064, BIT(20), 0);
269static SUNXI_CCU_GATE(bus_msgbox_clk, "bus-msgbox", "ahb1",
270 0x064, BIT(21), 0);
271static SUNXI_CCU_GATE(bus_spinlock_clk, "bus-spinlock", "ahb1",
272 0x064, BIT(22), 0);
273
274static SUNXI_CCU_GATE(bus_codec_clk, "bus-codec", "apb1",
275 0x068, BIT(0), 0);
276static SUNXI_CCU_GATE(bus_spdif_clk, "bus-spdif", "apb1",
277 0x068, BIT(1), 0);
278static SUNXI_CCU_GATE(bus_pio_clk, "bus-pio", "apb1",
279 0x068, BIT(5), 0);
280static SUNXI_CCU_GATE(bus_ths_clk, "bus-ths", "apb1",
281 0x068, BIT(8), 0);
282static SUNXI_CCU_GATE(bus_i2s0_clk, "bus-i2s0", "apb1",
283 0x068, BIT(12), 0);
284static SUNXI_CCU_GATE(bus_i2s1_clk, "bus-i2s1", "apb1",
285 0x068, BIT(13), 0);
286static SUNXI_CCU_GATE(bus_i2s2_clk, "bus-i2s2", "apb1",
287 0x068, BIT(14), 0);
288
289static SUNXI_CCU_GATE(bus_i2c0_clk, "bus-i2c0", "apb2",
290 0x06c, BIT(0), 0);
291static SUNXI_CCU_GATE(bus_i2c1_clk, "bus-i2c1", "apb2",
292 0x06c, BIT(1), 0);
293static SUNXI_CCU_GATE(bus_i2c2_clk, "bus-i2c2", "apb2",
294 0x06c, BIT(2), 0);
295static SUNXI_CCU_GATE(bus_uart0_clk, "bus-uart0", "apb2",
296 0x06c, BIT(16), 0);
297static SUNXI_CCU_GATE(bus_uart1_clk, "bus-uart1", "apb2",
298 0x06c, BIT(17), 0);
299static SUNXI_CCU_GATE(bus_uart2_clk, "bus-uart2", "apb2",
300 0x06c, BIT(18), 0);
301static SUNXI_CCU_GATE(bus_uart3_clk, "bus-uart3", "apb2",
302 0x06c, BIT(19), 0);
Icenowy Zheng9be1c8a2017-03-02 04:13:39 +0800[diff] [blame]303static SUNXI_CCU_GATE(bus_scr0_clk, "bus-scr0", "apb2",
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]304 0x06c, BIT(20), 0);
Icenowy Zheng9be1c8a2017-03-02 04:13:39 +0800[diff] [blame]305static SUNXI_CCU_GATE(bus_scr1_clk, "bus-scr1", "apb2",
306 0x06c, BIT(21), 0);
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]307
308static SUNXI_CCU_GATE(bus_ephy_clk, "bus-ephy", "ahb1",
309 0x070, BIT(0), 0);
310static SUNXI_CCU_GATE(bus_dbg_clk, "bus-dbg", "ahb1",
311 0x070, BIT(7), 0);
312
313static struct clk_div_table ths_div_table[] = {
314 { .val = 0, .div = 1 },
315 { .val = 1, .div = 2 },
316 { .val = 2, .div = 4 },
317 { .val = 3, .div = 6 },
318};
319static SUNXI_CCU_DIV_TABLE_WITH_GATE(ths_clk, "ths", "osc24M",
320 0x074, 0, 2, ths_div_table, BIT(31), 0);
321
322static const char * const mod0_default_parents[] = { "osc24M", "pll-periph0",
323 "pll-periph1" };
324static SUNXI_CCU_MP_WITH_MUX_GATE(nand_clk, "nand", mod0_default_parents, 0x080,
325 0, 4, /* M */
326 16, 2, /* P */
327 24, 2, /* mux */
328 BIT(31), /* gate */
329 0);
330
331static SUNXI_CCU_MP_WITH_MUX_GATE(mmc0_clk, "mmc0", mod0_default_parents, 0x088,
332 0, 4, /* M */
333 16, 2, /* P */
334 24, 2, /* mux */
335 BIT(31), /* gate */
336 0);
337
338static SUNXI_CCU_PHASE(mmc0_sample_clk, "mmc0_sample", "mmc0",
339 0x088, 20, 3, 0);
340static SUNXI_CCU_PHASE(mmc0_output_clk, "mmc0_output", "mmc0",
341 0x088, 8, 3, 0);
342
343static SUNXI_CCU_MP_WITH_MUX_GATE(mmc1_clk, "mmc1", mod0_default_parents, 0x08c,
344 0, 4, /* M */
345 16, 2, /* P */
346 24, 2, /* mux */
347 BIT(31), /* gate */
348 0);
349
350static SUNXI_CCU_PHASE(mmc1_sample_clk, "mmc1_sample", "mmc1",
351 0x08c, 20, 3, 0);
352static SUNXI_CCU_PHASE(mmc1_output_clk, "mmc1_output", "mmc1",
353 0x08c, 8, 3, 0);
354
355static SUNXI_CCU_MP_WITH_MUX_GATE(mmc2_clk, "mmc2", mod0_default_parents, 0x090,
356 0, 4, /* M */
357 16, 2, /* P */
358 24, 2, /* mux */
359 BIT(31), /* gate */
360 0);
361
362static SUNXI_CCU_PHASE(mmc2_sample_clk, "mmc2_sample", "mmc2",
363 0x090, 20, 3, 0);
364static SUNXI_CCU_PHASE(mmc2_output_clk, "mmc2_output", "mmc2",
365 0x090, 8, 3, 0);
366
367static const char * const ts_parents[] = { "osc24M", "pll-periph0", };
368static SUNXI_CCU_MP_WITH_MUX_GATE(ts_clk, "ts", ts_parents, 0x098,
369 0, 4, /* M */
370 16, 2, /* P */
371 24, 2, /* mux */
372 BIT(31), /* gate */
373 0);
374
375static SUNXI_CCU_MP_WITH_MUX_GATE(ce_clk, "ce", mod0_default_parents, 0x09c,
376 0, 4, /* M */
377 16, 2, /* P */
378 24, 2, /* mux */
379 BIT(31), /* gate */
380 0);
381
382static SUNXI_CCU_MP_WITH_MUX_GATE(spi0_clk, "spi0", mod0_default_parents, 0x0a0,
383 0, 4, /* M */
384 16, 2, /* P */
385 24, 2, /* mux */
386 BIT(31), /* gate */
387 0);
388
389static SUNXI_CCU_MP_WITH_MUX_GATE(spi1_clk, "spi1", mod0_default_parents, 0x0a4,
390 0, 4, /* M */
391 16, 2, /* P */
392 24, 2, /* mux */
393 BIT(31), /* gate */
394 0);
395
396static const char * const i2s_parents[] = { "pll-audio-8x", "pll-audio-4x",
397 "pll-audio-2x", "pll-audio" };
398static SUNXI_CCU_MUX_WITH_GATE(i2s0_clk, "i2s0", i2s_parents,
Chen-Yu Tsai0f6f9302016-11-11 18:05:58 +0800[diff] [blame]399 0x0b0, 16, 2, BIT(31), CLK_SET_RATE_PARENT);
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]400
401static SUNXI_CCU_MUX_WITH_GATE(i2s1_clk, "i2s1", i2s_parents,
Chen-Yu Tsai0f6f9302016-11-11 18:05:58 +0800[diff] [blame]402 0x0b4, 16, 2, BIT(31), CLK_SET_RATE_PARENT);
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]403
404static SUNXI_CCU_MUX_WITH_GATE(i2s2_clk, "i2s2", i2s_parents,
Chen-Yu Tsai0f6f9302016-11-11 18:05:58 +0800[diff] [blame]405 0x0b8, 16, 2, BIT(31), CLK_SET_RATE_PARENT);
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]406
407static SUNXI_CCU_M_WITH_GATE(spdif_clk, "spdif", "pll-audio",
Chen-Yu Tsai0f6f9302016-11-11 18:05:58 +0800[diff] [blame]408 0x0c0, 0, 4, BIT(31), CLK_SET_RATE_PARENT);
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]409
410static SUNXI_CCU_GATE(usb_phy0_clk, "usb-phy0", "osc24M",
411 0x0cc, BIT(8), 0);
412static SUNXI_CCU_GATE(usb_phy1_clk, "usb-phy1", "osc24M",
413 0x0cc, BIT(9), 0);
414static SUNXI_CCU_GATE(usb_phy2_clk, "usb-phy2", "osc24M",
415 0x0cc, BIT(10), 0);
416static SUNXI_CCU_GATE(usb_phy3_clk, "usb-phy3", "osc24M",
417 0x0cc, BIT(11), 0);
418static SUNXI_CCU_GATE(usb_ohci0_clk, "usb-ohci0", "osc24M",
419 0x0cc, BIT(16), 0);
420static SUNXI_CCU_GATE(usb_ohci1_clk, "usb-ohci1", "osc24M",
421 0x0cc, BIT(17), 0);
422static SUNXI_CCU_GATE(usb_ohci2_clk, "usb-ohci2", "osc24M",
423 0x0cc, BIT(18), 0);
424static SUNXI_CCU_GATE(usb_ohci3_clk, "usb-ohci3", "osc24M",
425 0x0cc, BIT(19), 0);
426
427static const char * const dram_parents[] = { "pll-ddr", "pll-periph0-2x" };
428static SUNXI_CCU_M_WITH_MUX(dram_clk, "dram", dram_parents,
429 0x0f4, 0, 4, 20, 2, CLK_IS_CRITICAL);
430
431static SUNXI_CCU_GATE(dram_ve_clk, "dram-ve", "dram",
432 0x100, BIT(0), 0);
433static SUNXI_CCU_GATE(dram_csi_clk, "dram-csi", "dram",
434 0x100, BIT(1), 0);
435static SUNXI_CCU_GATE(dram_deinterlace_clk, "dram-deinterlace", "dram",
436 0x100, BIT(2), 0);
437static SUNXI_CCU_GATE(dram_ts_clk, "dram-ts", "dram",
438 0x100, BIT(3), 0);
439
440static const char * const de_parents[] = { "pll-periph0-2x", "pll-de" };
441static SUNXI_CCU_M_WITH_MUX_GATE(de_clk, "de", de_parents,
442 0x104, 0, 4, 24, 3, BIT(31), 0);
443
444static const char * const tcon_parents[] = { "pll-video" };
445static SUNXI_CCU_M_WITH_MUX_GATE(tcon_clk, "tcon", tcon_parents,
446 0x118, 0, 4, 24, 3, BIT(31), 0);
447
448static const char * const tve_parents[] = { "pll-de", "pll-periph1" };
449static SUNXI_CCU_M_WITH_MUX_GATE(tve_clk, "tve", tve_parents,
450 0x120, 0, 4, 24, 3, BIT(31), 0);
451
452static const char * const deinterlace_parents[] = { "pll-periph0", "pll-periph1" };
453static SUNXI_CCU_M_WITH_MUX_GATE(deinterlace_clk, "deinterlace", deinterlace_parents,
454 0x124, 0, 4, 24, 3, BIT(31), 0);
455
456static SUNXI_CCU_GATE(csi_misc_clk, "csi-misc", "osc24M",
457 0x130, BIT(31), 0);
458
459static const char * const csi_sclk_parents[] = { "pll-periph0", "pll-periph1" };
460static SUNXI_CCU_M_WITH_MUX_GATE(csi_sclk_clk, "csi-sclk", csi_sclk_parents,
461 0x134, 16, 4, 24, 3, BIT(31), 0);
462
463static const char * const csi_mclk_parents[] = { "osc24M", "pll-video", "pll-periph0" };
464static SUNXI_CCU_M_WITH_MUX_GATE(csi_mclk_clk, "csi-mclk", csi_mclk_parents,
465 0x134, 0, 5, 8, 3, BIT(15), 0);
466
467static SUNXI_CCU_M_WITH_GATE(ve_clk, "ve", "pll-ve",
468 0x13c, 16, 3, BIT(31), 0);
469
470static SUNXI_CCU_GATE(ac_dig_clk, "ac-dig", "pll-audio",
Chen-Yu Tsai0f6f9302016-11-11 18:05:58 +0800[diff] [blame]471 0x140, BIT(31), CLK_SET_RATE_PARENT);
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]472static SUNXI_CCU_GATE(avs_clk, "avs", "osc24M",
473 0x144, BIT(31), 0);
474
475static const char * const hdmi_parents[] = { "pll-video" };
476static SUNXI_CCU_M_WITH_MUX_GATE(hdmi_clk, "hdmi", hdmi_parents,
477 0x150, 0, 4, 24, 2, BIT(31), 0);
478
479static SUNXI_CCU_GATE(hdmi_ddc_clk, "hdmi-ddc", "osc24M",
480 0x154, BIT(31), 0);
481
482static const char * const mbus_parents[] = { "osc24M", "pll-periph0-2x", "pll-ddr" };
483static SUNXI_CCU_M_WITH_MUX_GATE(mbus_clk, "mbus", mbus_parents,
484 0x15c, 0, 3, 24, 2, BIT(31), CLK_IS_CRITICAL);
485
486static SUNXI_CCU_M_WITH_GATE(gpu_clk, "gpu", "pll-gpu",
487 0x1a0, 0, 3, BIT(31), 0);
488
489static struct ccu_common *sun8i_h3_ccu_clks[] = {
490 &pll_cpux_clk.common,
491 &pll_audio_base_clk.common,
492 &pll_video_clk.common,
493 &pll_ve_clk.common,
494 &pll_ddr_clk.common,
495 &pll_periph0_clk.common,
496 &pll_gpu_clk.common,
497 &pll_periph1_clk.common,
498 &pll_de_clk.common,
499 &cpux_clk.common,
500 &axi_clk.common,
501 &ahb1_clk.common,
502 &apb1_clk.common,
503 &apb2_clk.common,
504 &ahb2_clk.common,
505 &bus_ce_clk.common,
506 &bus_dma_clk.common,
507 &bus_mmc0_clk.common,
508 &bus_mmc1_clk.common,
509 &bus_mmc2_clk.common,
510 &bus_nand_clk.common,
511 &bus_dram_clk.common,
512 &bus_emac_clk.common,
513 &bus_ts_clk.common,
514 &bus_hstimer_clk.common,
515 &bus_spi0_clk.common,
516 &bus_spi1_clk.common,
517 &bus_otg_clk.common,
518 &bus_ehci0_clk.common,
519 &bus_ehci1_clk.common,
520 &bus_ehci2_clk.common,
521 &bus_ehci3_clk.common,
522 &bus_ohci0_clk.common,
523 &bus_ohci1_clk.common,
524 &bus_ohci2_clk.common,
525 &bus_ohci3_clk.common,
526 &bus_ve_clk.common,
527 &bus_tcon0_clk.common,
528 &bus_tcon1_clk.common,
529 &bus_deinterlace_clk.common,
530 &bus_csi_clk.common,
531 &bus_tve_clk.common,
532 &bus_hdmi_clk.common,
533 &bus_de_clk.common,
534 &bus_gpu_clk.common,
535 &bus_msgbox_clk.common,
536 &bus_spinlock_clk.common,
537 &bus_codec_clk.common,
538 &bus_spdif_clk.common,
539 &bus_pio_clk.common,
540 &bus_ths_clk.common,
541 &bus_i2s0_clk.common,
542 &bus_i2s1_clk.common,
543 &bus_i2s2_clk.common,
544 &bus_i2c0_clk.common,
545 &bus_i2c1_clk.common,
546 &bus_i2c2_clk.common,
547 &bus_uart0_clk.common,
548 &bus_uart1_clk.common,
549 &bus_uart2_clk.common,
550 &bus_uart3_clk.common,
Icenowy Zheng9be1c8a2017-03-02 04:13:39 +0800[diff] [blame]551 &bus_scr0_clk.common,
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]552 &bus_ephy_clk.common,
553 &bus_dbg_clk.common,
554 &ths_clk.common,
555 &nand_clk.common,
556 &mmc0_clk.common,
557 &mmc0_sample_clk.common,
558 &mmc0_output_clk.common,
559 &mmc1_clk.common,
560 &mmc1_sample_clk.common,
561 &mmc1_output_clk.common,
562 &mmc2_clk.common,
563 &mmc2_sample_clk.common,
564 &mmc2_output_clk.common,
565 &ts_clk.common,
566 &ce_clk.common,
567 &spi0_clk.common,
568 &spi1_clk.common,
569 &i2s0_clk.common,
570 &i2s1_clk.common,
571 &i2s2_clk.common,
572 &spdif_clk.common,
573 &usb_phy0_clk.common,
574 &usb_phy1_clk.common,
575 &usb_phy2_clk.common,
576 &usb_phy3_clk.common,
577 &usb_ohci0_clk.common,
578 &usb_ohci1_clk.common,
579 &usb_ohci2_clk.common,
580 &usb_ohci3_clk.common,
581 &dram_clk.common,
582 &dram_ve_clk.common,
583 &dram_csi_clk.common,
584 &dram_deinterlace_clk.common,
585 &dram_ts_clk.common,
586 &de_clk.common,
587 &tcon_clk.common,
588 &tve_clk.common,
589 &deinterlace_clk.common,
590 &csi_misc_clk.common,
591 &csi_sclk_clk.common,
592 &csi_mclk_clk.common,
593 &ve_clk.common,
594 &ac_dig_clk.common,
595 &avs_clk.common,
596 &hdmi_clk.common,
597 &hdmi_ddc_clk.common,
598 &mbus_clk.common,
599 &gpu_clk.common,
600};
601
Icenowy Zheng9be1c8a2017-03-02 04:13:39 +0800[diff] [blame]602static struct ccu_common *sun50i_h5_ccu_clks[] = {
603 &pll_cpux_clk.common,
604 &pll_audio_base_clk.common,
605 &pll_video_clk.common,
606 &pll_ve_clk.common,
607 &pll_ddr_clk.common,
608 &pll_periph0_clk.common,
609 &pll_gpu_clk.common,
610 &pll_periph1_clk.common,
611 &pll_de_clk.common,
612 &cpux_clk.common,
613 &axi_clk.common,
614 &ahb1_clk.common,
615 &apb1_clk.common,
616 &apb2_clk.common,
617 &ahb2_clk.common,
618 &bus_ce_clk.common,
619 &bus_dma_clk.common,
620 &bus_mmc0_clk.common,
621 &bus_mmc1_clk.common,
622 &bus_mmc2_clk.common,
623 &bus_nand_clk.common,
624 &bus_dram_clk.common,
625 &bus_emac_clk.common,
626 &bus_ts_clk.common,
627 &bus_hstimer_clk.common,
628 &bus_spi0_clk.common,
629 &bus_spi1_clk.common,
630 &bus_otg_clk.common,
631 &bus_ehci0_clk.common,
632 &bus_ehci1_clk.common,
633 &bus_ehci2_clk.common,
634 &bus_ehci3_clk.common,
635 &bus_ohci0_clk.common,
636 &bus_ohci1_clk.common,
637 &bus_ohci2_clk.common,
638 &bus_ohci3_clk.common,
639 &bus_ve_clk.common,
640 &bus_tcon0_clk.common,
641 &bus_tcon1_clk.common,
642 &bus_deinterlace_clk.common,
643 &bus_csi_clk.common,
644 &bus_tve_clk.common,
645 &bus_hdmi_clk.common,
646 &bus_de_clk.common,
647 &bus_gpu_clk.common,
648 &bus_msgbox_clk.common,
649 &bus_spinlock_clk.common,
650 &bus_codec_clk.common,
651 &bus_spdif_clk.common,
652 &bus_pio_clk.common,
653 &bus_ths_clk.common,
654 &bus_i2s0_clk.common,
655 &bus_i2s1_clk.common,
656 &bus_i2s2_clk.common,
657 &bus_i2c0_clk.common,
658 &bus_i2c1_clk.common,
659 &bus_i2c2_clk.common,
660 &bus_uart0_clk.common,
661 &bus_uart1_clk.common,
662 &bus_uart2_clk.common,
663 &bus_uart3_clk.common,
664 &bus_scr0_clk.common,
665 &bus_scr1_clk.common,
666 &bus_ephy_clk.common,
667 &bus_dbg_clk.common,
668 &ths_clk.common,
669 &nand_clk.common,
670 &mmc0_clk.common,
671 &mmc1_clk.common,
672 &mmc2_clk.common,
673 &ts_clk.common,
674 &ce_clk.common,
675 &spi0_clk.common,
676 &spi1_clk.common,
677 &i2s0_clk.common,
678 &i2s1_clk.common,
679 &i2s2_clk.common,
680 &spdif_clk.common,
681 &usb_phy0_clk.common,
682 &usb_phy1_clk.common,
683 &usb_phy2_clk.common,
684 &usb_phy3_clk.common,
685 &usb_ohci0_clk.common,
686 &usb_ohci1_clk.common,
687 &usb_ohci2_clk.common,
688 &usb_ohci3_clk.common,
689 &dram_clk.common,
690 &dram_ve_clk.common,
691 &dram_csi_clk.common,
692 &dram_deinterlace_clk.common,
693 &dram_ts_clk.common,
694 &de_clk.common,
695 &tcon_clk.common,
696 &tve_clk.common,
697 &deinterlace_clk.common,
698 &csi_misc_clk.common,
699 &csi_sclk_clk.common,
700 &csi_mclk_clk.common,
701 &ve_clk.common,
702 &ac_dig_clk.common,
703 &avs_clk.common,
704 &hdmi_clk.common,
705 &hdmi_ddc_clk.common,
706 &mbus_clk.common,
707 &gpu_clk.common,
708};
709
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]710/* We hardcode the divider to 4 for now */
711static CLK_FIXED_FACTOR(pll_audio_clk, "pll-audio",
712 "pll-audio-base", 4, 1, CLK_SET_RATE_PARENT);
713static CLK_FIXED_FACTOR(pll_audio_2x_clk, "pll-audio-2x",
714 "pll-audio-base", 2, 1, CLK_SET_RATE_PARENT);
715static CLK_FIXED_FACTOR(pll_audio_4x_clk, "pll-audio-4x",
716 "pll-audio-base", 1, 1, CLK_SET_RATE_PARENT);
717static CLK_FIXED_FACTOR(pll_audio_8x_clk, "pll-audio-8x",
718 "pll-audio-base", 1, 2, CLK_SET_RATE_PARENT);
719static CLK_FIXED_FACTOR(pll_periph0_2x_clk, "pll-periph0-2x",
720 "pll-periph0", 1, 2, 0);
721
722static struct clk_hw_onecell_data sun8i_h3_hw_clks = {
723 .hws = {
724 [CLK_PLL_CPUX] = &pll_cpux_clk.common.hw,
725 [CLK_PLL_AUDIO_BASE] = &pll_audio_base_clk.common.hw,
726 [CLK_PLL_AUDIO] = &pll_audio_clk.hw,
727 [CLK_PLL_AUDIO_2X] = &pll_audio_2x_clk.hw,
728 [CLK_PLL_AUDIO_4X] = &pll_audio_4x_clk.hw,
729 [CLK_PLL_AUDIO_8X] = &pll_audio_8x_clk.hw,
730 [CLK_PLL_VIDEO] = &pll_video_clk.common.hw,
731 [CLK_PLL_VE] = &pll_ve_clk.common.hw,
732 [CLK_PLL_DDR] = &pll_ddr_clk.common.hw,
733 [CLK_PLL_PERIPH0] = &pll_periph0_clk.common.hw,
734 [CLK_PLL_PERIPH0_2X] = &pll_periph0_2x_clk.hw,
735 [CLK_PLL_GPU] = &pll_gpu_clk.common.hw,
736 [CLK_PLL_PERIPH1] = &pll_periph1_clk.common.hw,
737 [CLK_PLL_DE] = &pll_de_clk.common.hw,
738 [CLK_CPUX] = &cpux_clk.common.hw,
739 [CLK_AXI] = &axi_clk.common.hw,
740 [CLK_AHB1] = &ahb1_clk.common.hw,
741 [CLK_APB1] = &apb1_clk.common.hw,
742 [CLK_APB2] = &apb2_clk.common.hw,
743 [CLK_AHB2] = &ahb2_clk.common.hw,
744 [CLK_BUS_CE] = &bus_ce_clk.common.hw,
745 [CLK_BUS_DMA] = &bus_dma_clk.common.hw,
746 [CLK_BUS_MMC0] = &bus_mmc0_clk.common.hw,
747 [CLK_BUS_MMC1] = &bus_mmc1_clk.common.hw,
748 [CLK_BUS_MMC2] = &bus_mmc2_clk.common.hw,
749 [CLK_BUS_NAND] = &bus_nand_clk.common.hw,
750 [CLK_BUS_DRAM] = &bus_dram_clk.common.hw,
751 [CLK_BUS_EMAC] = &bus_emac_clk.common.hw,
752 [CLK_BUS_TS] = &bus_ts_clk.common.hw,
753 [CLK_BUS_HSTIMER] = &bus_hstimer_clk.common.hw,
754 [CLK_BUS_SPI0] = &bus_spi0_clk.common.hw,
755 [CLK_BUS_SPI1] = &bus_spi1_clk.common.hw,
756 [CLK_BUS_OTG] = &bus_otg_clk.common.hw,
757 [CLK_BUS_EHCI0] = &bus_ehci0_clk.common.hw,
758 [CLK_BUS_EHCI1] = &bus_ehci1_clk.common.hw,
759 [CLK_BUS_EHCI2] = &bus_ehci2_clk.common.hw,
760 [CLK_BUS_EHCI3] = &bus_ehci3_clk.common.hw,
761 [CLK_BUS_OHCI0] = &bus_ohci0_clk.common.hw,
762 [CLK_BUS_OHCI1] = &bus_ohci1_clk.common.hw,
763 [CLK_BUS_OHCI2] = &bus_ohci2_clk.common.hw,
764 [CLK_BUS_OHCI3] = &bus_ohci3_clk.common.hw,
765 [CLK_BUS_VE] = &bus_ve_clk.common.hw,
766 [CLK_BUS_TCON0] = &bus_tcon0_clk.common.hw,
767 [CLK_BUS_TCON1] = &bus_tcon1_clk.common.hw,
768 [CLK_BUS_DEINTERLACE] = &bus_deinterlace_clk.common.hw,
769 [CLK_BUS_CSI] = &bus_csi_clk.common.hw,
770 [CLK_BUS_TVE] = &bus_tve_clk.common.hw,
771 [CLK_BUS_HDMI] = &bus_hdmi_clk.common.hw,
772 [CLK_BUS_DE] = &bus_de_clk.common.hw,
773 [CLK_BUS_GPU] = &bus_gpu_clk.common.hw,
774 [CLK_BUS_MSGBOX] = &bus_msgbox_clk.common.hw,
775 [CLK_BUS_SPINLOCK] = &bus_spinlock_clk.common.hw,
776 [CLK_BUS_CODEC] = &bus_codec_clk.common.hw,
777 [CLK_BUS_SPDIF] = &bus_spdif_clk.common.hw,
778 [CLK_BUS_PIO] = &bus_pio_clk.common.hw,
779 [CLK_BUS_THS] = &bus_ths_clk.common.hw,
780 [CLK_BUS_I2S0] = &bus_i2s0_clk.common.hw,
781 [CLK_BUS_I2S1] = &bus_i2s1_clk.common.hw,
782 [CLK_BUS_I2S2] = &bus_i2s2_clk.common.hw,
783 [CLK_BUS_I2C0] = &bus_i2c0_clk.common.hw,
784 [CLK_BUS_I2C1] = &bus_i2c1_clk.common.hw,
785 [CLK_BUS_I2C2] = &bus_i2c2_clk.common.hw,
786 [CLK_BUS_UART0] = &bus_uart0_clk.common.hw,
787 [CLK_BUS_UART1] = &bus_uart1_clk.common.hw,
788 [CLK_BUS_UART2] = &bus_uart2_clk.common.hw,
789 [CLK_BUS_UART3] = &bus_uart3_clk.common.hw,
Icenowy Zheng9be1c8a2017-03-02 04:13:39 +0800[diff] [blame]790 [CLK_BUS_SCR0] = &bus_scr0_clk.common.hw,
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]791 [CLK_BUS_EPHY] = &bus_ephy_clk.common.hw,
792 [CLK_BUS_DBG] = &bus_dbg_clk.common.hw,
793 [CLK_THS] = &ths_clk.common.hw,
794 [CLK_NAND] = &nand_clk.common.hw,
795 [CLK_MMC0] = &mmc0_clk.common.hw,
796 [CLK_MMC0_SAMPLE] = &mmc0_sample_clk.common.hw,
797 [CLK_MMC0_OUTPUT] = &mmc0_output_clk.common.hw,
798 [CLK_MMC1] = &mmc1_clk.common.hw,
799 [CLK_MMC1_SAMPLE] = &mmc1_sample_clk.common.hw,
800 [CLK_MMC1_OUTPUT] = &mmc1_output_clk.common.hw,
801 [CLK_MMC2] = &mmc2_clk.common.hw,
802 [CLK_MMC2_SAMPLE] = &mmc2_sample_clk.common.hw,
803 [CLK_MMC2_OUTPUT] = &mmc2_output_clk.common.hw,
804 [CLK_TS] = &ts_clk.common.hw,
805 [CLK_CE] = &ce_clk.common.hw,
806 [CLK_SPI0] = &spi0_clk.common.hw,
807 [CLK_SPI1] = &spi1_clk.common.hw,
808 [CLK_I2S0] = &i2s0_clk.common.hw,
809 [CLK_I2S1] = &i2s1_clk.common.hw,
810 [CLK_I2S2] = &i2s2_clk.common.hw,
811 [CLK_SPDIF] = &spdif_clk.common.hw,
812 [CLK_USB_PHY0] = &usb_phy0_clk.common.hw,
813 [CLK_USB_PHY1] = &usb_phy1_clk.common.hw,
814 [CLK_USB_PHY2] = &usb_phy2_clk.common.hw,
815 [CLK_USB_PHY3] = &usb_phy3_clk.common.hw,
816 [CLK_USB_OHCI0] = &usb_ohci0_clk.common.hw,
817 [CLK_USB_OHCI1] = &usb_ohci1_clk.common.hw,
818 [CLK_USB_OHCI2] = &usb_ohci2_clk.common.hw,
819 [CLK_USB_OHCI3] = &usb_ohci3_clk.common.hw,
820 [CLK_DRAM] = &dram_clk.common.hw,
821 [CLK_DRAM_VE] = &dram_ve_clk.common.hw,
822 [CLK_DRAM_CSI] = &dram_csi_clk.common.hw,
823 [CLK_DRAM_DEINTERLACE] = &dram_deinterlace_clk.common.hw,
824 [CLK_DRAM_TS] = &dram_ts_clk.common.hw,
825 [CLK_DE] = &de_clk.common.hw,
826 [CLK_TCON0] = &tcon_clk.common.hw,
827 [CLK_TVE] = &tve_clk.common.hw,
828 [CLK_DEINTERLACE] = &deinterlace_clk.common.hw,
829 [CLK_CSI_MISC] = &csi_misc_clk.common.hw,
830 [CLK_CSI_SCLK] = &csi_sclk_clk.common.hw,
831 [CLK_CSI_MCLK] = &csi_mclk_clk.common.hw,
832 [CLK_VE] = &ve_clk.common.hw,
833 [CLK_AC_DIG] = &ac_dig_clk.common.hw,
834 [CLK_AVS] = &avs_clk.common.hw,
835 [CLK_HDMI] = &hdmi_clk.common.hw,
836 [CLK_HDMI_DDC] = &hdmi_ddc_clk.common.hw,
837 [CLK_MBUS] = &mbus_clk.common.hw,
838 [CLK_GPU] = &gpu_clk.common.hw,
839 },
Icenowy Zheng9be1c8a2017-03-02 04:13:39 +0800[diff] [blame]840 .num = CLK_NUMBER_H3,
841};
842
843static struct clk_hw_onecell_data sun50i_h5_hw_clks = {
844 .hws = {
845 [CLK_PLL_CPUX] = &pll_cpux_clk.common.hw,
846 [CLK_PLL_AUDIO_BASE] = &pll_audio_base_clk.common.hw,
847 [CLK_PLL_AUDIO] = &pll_audio_clk.hw,
848 [CLK_PLL_AUDIO_2X] = &pll_audio_2x_clk.hw,
849 [CLK_PLL_AUDIO_4X] = &pll_audio_4x_clk.hw,
850 [CLK_PLL_AUDIO_8X] = &pll_audio_8x_clk.hw,
851 [CLK_PLL_VIDEO] = &pll_video_clk.common.hw,
852 [CLK_PLL_VE] = &pll_ve_clk.common.hw,
853 [CLK_PLL_DDR] = &pll_ddr_clk.common.hw,
854 [CLK_PLL_PERIPH0] = &pll_periph0_clk.common.hw,
855 [CLK_PLL_PERIPH0_2X] = &pll_periph0_2x_clk.hw,
856 [CLK_PLL_GPU] = &pll_gpu_clk.common.hw,
857 [CLK_PLL_PERIPH1] = &pll_periph1_clk.common.hw,
858 [CLK_PLL_DE] = &pll_de_clk.common.hw,
859 [CLK_CPUX] = &cpux_clk.common.hw,
860 [CLK_AXI] = &axi_clk.common.hw,
861 [CLK_AHB1] = &ahb1_clk.common.hw,
862 [CLK_APB1] = &apb1_clk.common.hw,
863 [CLK_APB2] = &apb2_clk.common.hw,
864 [CLK_AHB2] = &ahb2_clk.common.hw,
865 [CLK_BUS_CE] = &bus_ce_clk.common.hw,
866 [CLK_BUS_DMA] = &bus_dma_clk.common.hw,
867 [CLK_BUS_MMC0] = &bus_mmc0_clk.common.hw,
868 [CLK_BUS_MMC1] = &bus_mmc1_clk.common.hw,
869 [CLK_BUS_MMC2] = &bus_mmc2_clk.common.hw,
870 [CLK_BUS_NAND] = &bus_nand_clk.common.hw,
871 [CLK_BUS_DRAM] = &bus_dram_clk.common.hw,
872 [CLK_BUS_EMAC] = &bus_emac_clk.common.hw,
873 [CLK_BUS_TS] = &bus_ts_clk.common.hw,
874 [CLK_BUS_HSTIMER] = &bus_hstimer_clk.common.hw,
875 [CLK_BUS_SPI0] = &bus_spi0_clk.common.hw,
876 [CLK_BUS_SPI1] = &bus_spi1_clk.common.hw,
877 [CLK_BUS_OTG] = &bus_otg_clk.common.hw,
878 [CLK_BUS_EHCI0] = &bus_ehci0_clk.common.hw,
879 [CLK_BUS_EHCI1] = &bus_ehci1_clk.common.hw,
880 [CLK_BUS_EHCI2] = &bus_ehci2_clk.common.hw,
881 [CLK_BUS_EHCI3] = &bus_ehci3_clk.common.hw,
882 [CLK_BUS_OHCI0] = &bus_ohci0_clk.common.hw,
883 [CLK_BUS_OHCI1] = &bus_ohci1_clk.common.hw,
884 [CLK_BUS_OHCI2] = &bus_ohci2_clk.common.hw,
885 [CLK_BUS_OHCI3] = &bus_ohci3_clk.common.hw,
886 [CLK_BUS_VE] = &bus_ve_clk.common.hw,
887 [CLK_BUS_TCON0] = &bus_tcon0_clk.common.hw,
888 [CLK_BUS_TCON1] = &bus_tcon1_clk.common.hw,
889 [CLK_BUS_DEINTERLACE] = &bus_deinterlace_clk.common.hw,
890 [CLK_BUS_CSI] = &bus_csi_clk.common.hw,
891 [CLK_BUS_TVE] = &bus_tve_clk.common.hw,
892 [CLK_BUS_HDMI] = &bus_hdmi_clk.common.hw,
893 [CLK_BUS_DE] = &bus_de_clk.common.hw,
894 [CLK_BUS_GPU] = &bus_gpu_clk.common.hw,
895 [CLK_BUS_MSGBOX] = &bus_msgbox_clk.common.hw,
896 [CLK_BUS_SPINLOCK] = &bus_spinlock_clk.common.hw,
897 [CLK_BUS_CODEC] = &bus_codec_clk.common.hw,
898 [CLK_BUS_SPDIF] = &bus_spdif_clk.common.hw,
899 [CLK_BUS_PIO] = &bus_pio_clk.common.hw,
900 [CLK_BUS_THS] = &bus_ths_clk.common.hw,
901 [CLK_BUS_I2S0] = &bus_i2s0_clk.common.hw,
902 [CLK_BUS_I2S1] = &bus_i2s1_clk.common.hw,
903 [CLK_BUS_I2S2] = &bus_i2s2_clk.common.hw,
904 [CLK_BUS_I2C0] = &bus_i2c0_clk.common.hw,
905 [CLK_BUS_I2C1] = &bus_i2c1_clk.common.hw,
906 [CLK_BUS_I2C2] = &bus_i2c2_clk.common.hw,
907 [CLK_BUS_UART0] = &bus_uart0_clk.common.hw,
908 [CLK_BUS_UART1] = &bus_uart1_clk.common.hw,
909 [CLK_BUS_UART2] = &bus_uart2_clk.common.hw,
910 [CLK_BUS_UART3] = &bus_uart3_clk.common.hw,
911 [CLK_BUS_SCR0] = &bus_scr0_clk.common.hw,
912 [CLK_BUS_SCR1] = &bus_scr1_clk.common.hw,
913 [CLK_BUS_EPHY] = &bus_ephy_clk.common.hw,
914 [CLK_BUS_DBG] = &bus_dbg_clk.common.hw,
915 [CLK_THS] = &ths_clk.common.hw,
916 [CLK_NAND] = &nand_clk.common.hw,
917 [CLK_MMC0] = &mmc0_clk.common.hw,
918 [CLK_MMC1] = &mmc1_clk.common.hw,
919 [CLK_MMC2] = &mmc2_clk.common.hw,
920 [CLK_TS] = &ts_clk.common.hw,
921 [CLK_CE] = &ce_clk.common.hw,
922 [CLK_SPI0] = &spi0_clk.common.hw,
923 [CLK_SPI1] = &spi1_clk.common.hw,
924 [CLK_I2S0] = &i2s0_clk.common.hw,
925 [CLK_I2S1] = &i2s1_clk.common.hw,
926 [CLK_I2S2] = &i2s2_clk.common.hw,
927 [CLK_SPDIF] = &spdif_clk.common.hw,
928 [CLK_USB_PHY0] = &usb_phy0_clk.common.hw,
929 [CLK_USB_PHY1] = &usb_phy1_clk.common.hw,
930 [CLK_USB_PHY2] = &usb_phy2_clk.common.hw,
931 [CLK_USB_PHY3] = &usb_phy3_clk.common.hw,
932 [CLK_USB_OHCI0] = &usb_ohci0_clk.common.hw,
933 [CLK_USB_OHCI1] = &usb_ohci1_clk.common.hw,
934 [CLK_USB_OHCI2] = &usb_ohci2_clk.common.hw,
935 [CLK_USB_OHCI3] = &usb_ohci3_clk.common.hw,
936 [CLK_DRAM] = &dram_clk.common.hw,
937 [CLK_DRAM_VE] = &dram_ve_clk.common.hw,
938 [CLK_DRAM_CSI] = &dram_csi_clk.common.hw,
939 [CLK_DRAM_DEINTERLACE] = &dram_deinterlace_clk.common.hw,
940 [CLK_DRAM_TS] = &dram_ts_clk.common.hw,
941 [CLK_DE] = &de_clk.common.hw,
942 [CLK_TCON0] = &tcon_clk.common.hw,
943 [CLK_TVE] = &tve_clk.common.hw,
944 [CLK_DEINTERLACE] = &deinterlace_clk.common.hw,
945 [CLK_CSI_MISC] = &csi_misc_clk.common.hw,
946 [CLK_CSI_SCLK] = &csi_sclk_clk.common.hw,
947 [CLK_CSI_MCLK] = &csi_mclk_clk.common.hw,
948 [CLK_VE] = &ve_clk.common.hw,
949 [CLK_AC_DIG] = &ac_dig_clk.common.hw,
950 [CLK_AVS] = &avs_clk.common.hw,
951 [CLK_HDMI] = &hdmi_clk.common.hw,
952 [CLK_HDMI_DDC] = &hdmi_ddc_clk.common.hw,
953 [CLK_MBUS] = &mbus_clk.common.hw,
954 [CLK_GPU] = &gpu_clk.common.hw,
955 },
956 .num = CLK_NUMBER_H5,
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]957};
958
959static struct ccu_reset_map sun8i_h3_ccu_resets[] = {
960 [RST_USB_PHY0] = { 0x0cc, BIT(0) },
961 [RST_USB_PHY1] = { 0x0cc, BIT(1) },
962 [RST_USB_PHY2] = { 0x0cc, BIT(2) },
963 [RST_USB_PHY3] = { 0x0cc, BIT(3) },
964
965 [RST_MBUS] = { 0x0fc, BIT(31) },
966
967 [RST_BUS_CE] = { 0x2c0, BIT(5) },
968 [RST_BUS_DMA] = { 0x2c0, BIT(6) },
969 [RST_BUS_MMC0] = { 0x2c0, BIT(8) },
970 [RST_BUS_MMC1] = { 0x2c0, BIT(9) },
971 [RST_BUS_MMC2] = { 0x2c0, BIT(10) },
972 [RST_BUS_NAND] = { 0x2c0, BIT(13) },
973 [RST_BUS_DRAM] = { 0x2c0, BIT(14) },
974 [RST_BUS_EMAC] = { 0x2c0, BIT(17) },
975 [RST_BUS_TS] = { 0x2c0, BIT(18) },
976 [RST_BUS_HSTIMER] = { 0x2c0, BIT(19) },
977 [RST_BUS_SPI0] = { 0x2c0, BIT(20) },
978 [RST_BUS_SPI1] = { 0x2c0, BIT(21) },
979 [RST_BUS_OTG] = { 0x2c0, BIT(23) },
980 [RST_BUS_EHCI0] = { 0x2c0, BIT(24) },
981 [RST_BUS_EHCI1] = { 0x2c0, BIT(25) },
982 [RST_BUS_EHCI2] = { 0x2c0, BIT(26) },
983 [RST_BUS_EHCI3] = { 0x2c0, BIT(27) },
984 [RST_BUS_OHCI0] = { 0x2c0, BIT(28) },
985 [RST_BUS_OHCI1] = { 0x2c0, BIT(29) },
986 [RST_BUS_OHCI2] = { 0x2c0, BIT(30) },
987 [RST_BUS_OHCI3] = { 0x2c0, BIT(31) },
988
989 [RST_BUS_VE] = { 0x2c4, BIT(0) },
990 [RST_BUS_TCON0] = { 0x2c4, BIT(3) },
991 [RST_BUS_TCON1] = { 0x2c4, BIT(4) },
992 [RST_BUS_DEINTERLACE] = { 0x2c4, BIT(5) },
993 [RST_BUS_CSI] = { 0x2c4, BIT(8) },
994 [RST_BUS_TVE] = { 0x2c4, BIT(9) },
995 [RST_BUS_HDMI0] = { 0x2c4, BIT(10) },
996 [RST_BUS_HDMI1] = { 0x2c4, BIT(11) },
997 [RST_BUS_DE] = { 0x2c4, BIT(12) },
998 [RST_BUS_GPU] = { 0x2c4, BIT(20) },
999 [RST_BUS_MSGBOX] = { 0x2c4, BIT(21) },
1000 [RST_BUS_SPINLOCK] = { 0x2c4, BIT(22) },
1001 [RST_BUS_DBG] = { 0x2c4, BIT(31) },
1002
1003 [RST_BUS_EPHY] = { 0x2c8, BIT(2) },
1004
1005 [RST_BUS_CODEC] = { 0x2d0, BIT(0) },
1006 [RST_BUS_SPDIF] = { 0x2d0, BIT(1) },
1007 [RST_BUS_THS] = { 0x2d0, BIT(8) },
1008 [RST_BUS_I2S0] = { 0x2d0, BIT(12) },
1009 [RST_BUS_I2S1] = { 0x2d0, BIT(13) },
1010 [RST_BUS_I2S2] = { 0x2d0, BIT(14) },
1011
Jorik Jonker66546742016-08-27 21:04:33 +0200[diff] [blame]1012 [RST_BUS_I2C0] = { 0x2d8, BIT(0) },
1013 [RST_BUS_I2C1] = { 0x2d8, BIT(1) },
1014 [RST_BUS_I2C2] = { 0x2d8, BIT(2) },
1015 [RST_BUS_UART0] = { 0x2d8, BIT(16) },
1016 [RST_BUS_UART1] = { 0x2d8, BIT(17) },
1017 [RST_BUS_UART2] = { 0x2d8, BIT(18) },
1018 [RST_BUS_UART3] = { 0x2d8, BIT(19) },
Icenowy Zheng9be1c8a2017-03-02 04:13:39 +0800[diff] [blame]1019 [RST_BUS_SCR0] = { 0x2d8, BIT(20) },
1020};
1021
1022static struct ccu_reset_map sun50i_h5_ccu_resets[] = {
1023 [RST_USB_PHY0] = { 0x0cc, BIT(0) },
1024 [RST_USB_PHY1] = { 0x0cc, BIT(1) },
1025 [RST_USB_PHY2] = { 0x0cc, BIT(2) },
1026 [RST_USB_PHY3] = { 0x0cc, BIT(3) },
1027
1028 [RST_MBUS] = { 0x0fc, BIT(31) },
1029
1030 [RST_BUS_CE] = { 0x2c0, BIT(5) },
1031 [RST_BUS_DMA] = { 0x2c0, BIT(6) },
1032 [RST_BUS_MMC0] = { 0x2c0, BIT(8) },
1033 [RST_BUS_MMC1] = { 0x2c0, BIT(9) },
1034 [RST_BUS_MMC2] = { 0x2c0, BIT(10) },
1035 [RST_BUS_NAND] = { 0x2c0, BIT(13) },
1036 [RST_BUS_DRAM] = { 0x2c0, BIT(14) },
1037 [RST_BUS_EMAC] = { 0x2c0, BIT(17) },
1038 [RST_BUS_TS] = { 0x2c0, BIT(18) },
1039 [RST_BUS_HSTIMER] = { 0x2c0, BIT(19) },
1040 [RST_BUS_SPI0] = { 0x2c0, BIT(20) },
1041 [RST_BUS_SPI1] = { 0x2c0, BIT(21) },
1042 [RST_BUS_OTG] = { 0x2c0, BIT(23) },
1043 [RST_BUS_EHCI0] = { 0x2c0, BIT(24) },
1044 [RST_BUS_EHCI1] = { 0x2c0, BIT(25) },
1045 [RST_BUS_EHCI2] = { 0x2c0, BIT(26) },
1046 [RST_BUS_EHCI3] = { 0x2c0, BIT(27) },
1047 [RST_BUS_OHCI0] = { 0x2c0, BIT(28) },
1048 [RST_BUS_OHCI1] = { 0x2c0, BIT(29) },
1049 [RST_BUS_OHCI2] = { 0x2c0, BIT(30) },
1050 [RST_BUS_OHCI3] = { 0x2c0, BIT(31) },
1051
1052 [RST_BUS_VE] = { 0x2c4, BIT(0) },
1053 [RST_BUS_TCON0] = { 0x2c4, BIT(3) },
1054 [RST_BUS_TCON1] = { 0x2c4, BIT(4) },
1055 [RST_BUS_DEINTERLACE] = { 0x2c4, BIT(5) },
1056 [RST_BUS_CSI] = { 0x2c4, BIT(8) },
1057 [RST_BUS_TVE] = { 0x2c4, BIT(9) },
1058 [RST_BUS_HDMI0] = { 0x2c4, BIT(10) },
1059 [RST_BUS_HDMI1] = { 0x2c4, BIT(11) },
1060 [RST_BUS_DE] = { 0x2c4, BIT(12) },
1061 [RST_BUS_GPU] = { 0x2c4, BIT(20) },
1062 [RST_BUS_MSGBOX] = { 0x2c4, BIT(21) },
1063 [RST_BUS_SPINLOCK] = { 0x2c4, BIT(22) },
1064 [RST_BUS_DBG] = { 0x2c4, BIT(31) },
1065
1066 [RST_BUS_EPHY] = { 0x2c8, BIT(2) },
1067
1068 [RST_BUS_CODEC] = { 0x2d0, BIT(0) },
1069 [RST_BUS_SPDIF] = { 0x2d0, BIT(1) },
1070 [RST_BUS_THS] = { 0x2d0, BIT(8) },
1071 [RST_BUS_I2S0] = { 0x2d0, BIT(12) },
1072 [RST_BUS_I2S1] = { 0x2d0, BIT(13) },
1073 [RST_BUS_I2S2] = { 0x2d0, BIT(14) },
1074
1075 [RST_BUS_I2C0] = { 0x2d8, BIT(0) },
1076 [RST_BUS_I2C1] = { 0x2d8, BIT(1) },
1077 [RST_BUS_I2C2] = { 0x2d8, BIT(2) },
1078 [RST_BUS_UART0] = { 0x2d8, BIT(16) },
1079 [RST_BUS_UART1] = { 0x2d8, BIT(17) },
1080 [RST_BUS_UART2] = { 0x2d8, BIT(18) },
1081 [RST_BUS_UART3] = { 0x2d8, BIT(19) },
1082 [RST_BUS_SCR0] = { 0x2d8, BIT(20) },
1083 [RST_BUS_SCR1] = { 0x2d8, BIT(20) },
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]1084};
1085
1086static const struct sunxi_ccu_desc sun8i_h3_ccu_desc = {
1087 .ccu_clks = sun8i_h3_ccu_clks,
1088 .num_ccu_clks = ARRAY_SIZE(sun8i_h3_ccu_clks),
1089
1090 .hw_clks = &sun8i_h3_hw_clks,
1091
1092 .resets = sun8i_h3_ccu_resets,
1093 .num_resets = ARRAY_SIZE(sun8i_h3_ccu_resets),
1094};
1095
Icenowy Zheng9be1c8a2017-03-02 04:13:39 +0800[diff] [blame]1096static const struct sunxi_ccu_desc sun50i_h5_ccu_desc = {
1097 .ccu_clks = sun50i_h5_ccu_clks,
1098 .num_ccu_clks = ARRAY_SIZE(sun50i_h5_ccu_clks),
1099
1100 .hw_clks = &sun50i_h5_hw_clks,
1101
1102 .resets = sun50i_h5_ccu_resets,
1103 .num_resets = ARRAY_SIZE(sun50i_h5_ccu_resets),
1104};
1105
Ondrej Jirmana43c9642016-11-25 01:28:47 +0100[diff] [blame]1106static struct ccu_mux_nb sun8i_h3_cpu_nb = {
1107 .common = &cpux_clk.common,
1108 .cm = &cpux_clk.mux,
1109 .delay_us = 1, /* > 8 clock cycles at 24 MHz */
1110 .bypass_index = 1, /* index of 24 MHz oscillator */
1111};
1112
Icenowy Zheng9be1c8a2017-03-02 04:13:39 +0800[diff] [blame]1113static void __init sunxi_h3_h5_ccu_init(struct device_node *node,
1114 const struct sunxi_ccu_desc *desc)
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]1115{
1116 void __iomem *reg;
1117 u32 val;
1118
1119 reg = of_io_request_and_map(node, 0, of_node_full_name(node));
1120 if (IS_ERR(reg)) {
1121 pr_err("%s: Could not map the clock registers\n",
1122 of_node_full_name(node));
1123 return;
1124 }
1125
1126 /* Force the PLL-Audio-1x divider to 4 */
1127 val = readl(reg + SUN8I_H3_PLL_AUDIO_REG);
Maxime Ripard0bd8fa22016-07-11 22:34:47 +0200[diff] [blame]1128 val &= ~GENMASK(19, 16);
1129 writel(val | (3 << 16), reg + SUN8I_H3_PLL_AUDIO_REG);
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]1130
Icenowy Zheng9be1c8a2017-03-02 04:13:39 +0800[diff] [blame]1131 sunxi_ccu_probe(node, reg, desc);
Ondrej Jirmana43c9642016-11-25 01:28:47 +0100[diff] [blame]1132
1133 ccu_mux_notifier_register(pll_cpux_clk.common.hw.clk,
1134 &sun8i_h3_cpu_nb);
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]1135}
Icenowy Zheng9be1c8a2017-03-02 04:13:39 +0800[diff] [blame]1136
1137static void __init sun8i_h3_ccu_setup(struct device_node *node)
1138{
1139 sunxi_h3_h5_ccu_init(node, &sun8i_h3_ccu_desc);
1140}
Maxime Ripard0577e482016-06-29 21:05:34 +0200[diff] [blame]1141CLK_OF_DECLARE(sun8i_h3_ccu, "allwinner,sun8i-h3-ccu",
1142 sun8i_h3_ccu_setup);
Icenowy Zheng9be1c8a2017-03-02 04:13:39 +0800[diff] [blame]1143
1144static void __init sun50i_h5_ccu_setup(struct device_node *node)
1145{
1146 sunxi_h3_h5_ccu_init(node, &sun50i_h5_ccu_desc);
1147}
1148CLK_OF_DECLARE(sun50i_h5_ccu, "allwinner,sun50i-h5-ccu",
1149 sun50i_h5_ccu_setup);