blob: 99bcf76e6953d3e0af3e72fe6372cdecdfbecb1f [file] [log] [blame]
Thomas Petazzoni19b85c02012-10-23 08:17:20 +02001/*
2 * Device Tree file for OpenBlocks AX3-4 board
3 *
4 * Copyright (C) 2012 Marvell
5 *
6 * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
7 *
8 * This file is licensed under the terms of the GNU General Public
9 * License version 2. This program is licensed "as is" without any
10 * warranty of any kind, whether express or implied.
11 */
12
13/dts-v1/;
Ezequiel Garcia38149882013-07-26 10:17:56 -030014#include "armada-xp-mv78260.dtsi"
Thomas Petazzoni19b85c02012-10-23 08:17:20 +020015
16/ {
17 model = "PlatHome OpenBlocks AX3-4 board";
18 compatible = "plathome,openblocks-ax3-4", "marvell,armadaxp-mv78260", "marvell,armadaxp", "marvell,armada-370-xp";
19
20 chosen {
21 bootargs = "console=ttyS0,115200 earlyprintk";
22 };
23
24 memory {
25 device_type = "memory";
Gregory CLEMENT74898362013-04-12 16:29:10 +020026 reg = <0 0x00000000 0 0xC0000000>; /* 3 GB */
Thomas Petazzoni19b85c02012-10-23 08:17:20 +020027 };
28
29 soc {
Ezequiel Garcia0cd37542013-07-26 10:17:58 -030030 ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xd0000000 0x100000
Ezequiel Garciade1af8d2013-07-26 10:17:59 -030031 MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000
32 MBUS_ID(0x01, 0x2f) 0 0 0xf0000000 0x8000000>;
33
34 devbus-bootcs {
35 status = "okay";
36
37 /* Device Bus parameters are required */
38
39 /* Read parameters */
40 devbus,bus-width = <8>;
41 devbus,turn-off-ps = <60000>;
42 devbus,badr-skew-ps = <0>;
43 devbus,acc-first-ps = <124000>;
44 devbus,acc-next-ps = <248000>;
45 devbus,rd-setup-ps = <0>;
46 devbus,rd-hold-ps = <0>;
47
48 /* Write parameters */
49 devbus,sync-enable = <0>;
50 devbus,wr-high-ps = <60000>;
51 devbus,wr-low-ps = <60000>;
52 devbus,ale-wr-ps = <60000>;
53
54 /* NOR 128 MiB */
55 nor@0 {
56 compatible = "cfi-flash";
57 reg = <0 0x8000000>;
58 bank-width = <2>;
59 };
60 };
Ezequiel Garcia00ed4a02013-05-13 12:22:53 -030061
Ezequiel Garcia14fd8ed2013-07-26 10:18:00 -030062 pcie-controller {
63 status = "okay";
64 /* Internal mini-PCIe connector */
65 pcie@1,0 {
66 /* Port 0, Lane 0 */
67 status = "okay";
68 };
69 };
70
Gregory CLEMENT467f54b2013-04-12 16:29:09 +020071 internal-regs {
72 serial@12000 {
73 clock-frequency = <250000000>;
Thomas Petazzoni95999cf2013-04-09 23:06:35 +020074 status = "okay";
75 };
Gregory CLEMENT467f54b2013-04-12 16:29:09 +020076 serial@12100 {
77 clock-frequency = <250000000>;
78 status = "okay";
79 };
80 pinctrl {
81 led_pins: led-pins-0 {
82 marvell,pins = "mpp49", "mpp51", "mpp53";
83 marvell,function = "gpio";
84 };
85 };
86 leds {
87 compatible = "gpio-leds";
88 pinctrl-names = "default";
89 pinctrl-0 = <&led_pins>;
90
91 red_led {
92 label = "red_led";
93 gpios = <&gpio1 17 1>;
94 default-state = "off";
95 };
96
97 yellow_led {
98 label = "yellow_led";
99 gpios = <&gpio1 19 1>;
100 default-state = "off";
101 };
102
103 green_led {
104 label = "green_led";
105 gpios = <&gpio1 21 1>;
Jason Cooperdcdf14c2013-10-14 17:37:55 +0000106 default-state = "keep";
Gregory CLEMENT467f54b2013-04-12 16:29:09 +0200107 };
108 };
109
110 gpio_keys {
111 compatible = "gpio-keys";
112 #address-cells = <1>;
113 #size-cells = <0>;
114
115 button@1 {
116 label = "Init Button";
117 linux,code = <116>;
118 gpios = <&gpio1 28 0>;
119 };
120 };
121
122 mdio {
123 phy0: ethernet-phy@0 {
124 reg = <0>;
125 };
126
127 phy1: ethernet-phy@1 {
128 reg = <1>;
129 };
130
131 phy2: ethernet-phy@2 {
132 reg = <2>;
133 };
134
135 phy3: ethernet-phy@3 {
136 reg = <3>;
137 };
138 };
139
140 ethernet@70000 {
141 status = "okay";
142 phy = <&phy0>;
143 phy-mode = "sgmii";
144 };
145 ethernet@74000 {
146 status = "okay";
147 phy = <&phy1>;
148 phy-mode = "sgmii";
149 };
150 ethernet@30000 {
151 status = "okay";
152 phy = <&phy2>;
153 phy-mode = "sgmii";
154 };
155 ethernet@34000 {
156 status = "okay";
157 phy = <&phy3>;
158 phy-mode = "sgmii";
159 };
160 i2c@11000 {
161 status = "okay";
162 clock-frequency = <400000>;
163 };
164 i2c@11100 {
165 status = "okay";
166 clock-frequency = <400000>;
167
168 s35390a: s35390a@30 {
169 compatible = "s35390a";
170 reg = <0x30>;
171 };
172 };
173 sata@a0000 {
174 nr-ports = <2>;
175 status = "okay";
176 };
Thomas Petazzoni80348912013-05-16 18:07:24 +0200177
178 /* Front side USB 0 */
Gregory CLEMENT467f54b2013-04-12 16:29:09 +0200179 usb@50000 {
180 status = "okay";
181 };
Thomas Petazzoni80348912013-05-16 18:07:24 +0200182
183 /* Front side USB 1 */
Gregory CLEMENT467f54b2013-04-12 16:29:09 +0200184 usb@51000 {
185 status = "okay";
186 };
Thomas Petazzoni95999cf2013-04-09 23:06:35 +0200187 };
Thomas Petazzoni19b85c02012-10-23 08:17:20 +0200188 };
189};