blob: 8932b31d26246dcf2c34ca00026a7de1c2e98aac [file] [log] [blame]
Ivo van Doorn95ea3622007-09-25 17:57:13 -07001/*
Ivo van Doorn811aa9c2008-02-03 15:42:53 +01002 Copyright (C) 2004 - 2008 rt2x00 SourceForge Project
Ivo van Doorn95ea3622007-09-25 17:57:13 -07003 <http://rt2x00.serialmonkey.com>
4
5 This program is free software; you can redistribute it and/or modify
6 it under the terms of the GNU General Public License as published by
7 the Free Software Foundation; either version 2 of the License, or
8 (at your option) any later version.
9
10 This program is distributed in the hope that it will be useful,
11 but WITHOUT ANY WARRANTY; without even the implied warranty of
12 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 GNU General Public License for more details.
14
15 You should have received a copy of the GNU General Public License
16 along with this program; if not, write to the
17 Free Software Foundation, Inc.,
18 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
19 */
20
21/*
22 Module: rt2x00pci
23 Abstract: Data structures for the rt2x00pci module.
24 */
25
26#ifndef RT2X00PCI_H
27#define RT2X00PCI_H
28
29#include <linux/io.h>
30
31/*
32 * This variable should be used with the
33 * pci_driver structure initialization.
34 */
35#define PCI_DEVICE_DATA(__ops) .driver_data = (kernel_ulong_t)(__ops)
36
37/*
38 * Register defines.
39 * Some registers require multiple attempts before success,
40 * in those cases REGISTER_BUSY_COUNT attempts should be
41 * taken with a REGISTER_BUSY_DELAY interval.
42 */
43#define REGISTER_BUSY_COUNT 5
44#define REGISTER_BUSY_DELAY 100
45
46/*
47 * Descriptor availability flags.
48 * All PCI device descriptors have these 2 flags
49 * with the exact same definition.
50 * By storing them here we can use them inside rt2x00pci
51 * for some simple entry availability checking.
52 */
53#define TXD_ENTRY_OWNER_NIC FIELD32(0x00000001)
54#define TXD_ENTRY_VALID FIELD32(0x00000002)
55#define RXD_ENTRY_OWNER_NIC FIELD32(0x00000001)
56
57/*
58 * Register access.
59 */
Adam Baker0e14f6d2007-10-27 13:41:25 +020060static inline void rt2x00pci_register_read(struct rt2x00_dev *rt2x00dev,
Ivo van Doorn95ea3622007-09-25 17:57:13 -070061 const unsigned long offset,
62 u32 *value)
63{
Ivo van Doorn21795092008-02-10 22:49:13 +010064 *value = readl(rt2x00dev->csr.base + offset);
Ivo van Doorn95ea3622007-09-25 17:57:13 -070065}
66
67static inline void
Adam Baker0e14f6d2007-10-27 13:41:25 +020068rt2x00pci_register_multiread(struct rt2x00_dev *rt2x00dev,
Ivo van Doorn95ea3622007-09-25 17:57:13 -070069 const unsigned long offset,
70 void *value, const u16 length)
71{
Ivo van Doorn21795092008-02-10 22:49:13 +010072 memcpy_fromio(value, rt2x00dev->csr.base + offset, length);
Ivo van Doorn95ea3622007-09-25 17:57:13 -070073}
74
Adam Baker0e14f6d2007-10-27 13:41:25 +020075static inline void rt2x00pci_register_write(struct rt2x00_dev *rt2x00dev,
Ivo van Doorn95ea3622007-09-25 17:57:13 -070076 const unsigned long offset,
77 u32 value)
78{
Ivo van Doorn21795092008-02-10 22:49:13 +010079 writel(value, rt2x00dev->csr.base + offset);
Ivo van Doorn95ea3622007-09-25 17:57:13 -070080}
81
82static inline void
Adam Baker0e14f6d2007-10-27 13:41:25 +020083rt2x00pci_register_multiwrite(struct rt2x00_dev *rt2x00dev,
Ivo van Doorn95ea3622007-09-25 17:57:13 -070084 const unsigned long offset,
85 void *value, const u16 length)
86{
Ivo van Doorn21795092008-02-10 22:49:13 +010087 memcpy_toio(rt2x00dev->csr.base + offset, value, length);
Ivo van Doorn95ea3622007-09-25 17:57:13 -070088}
89
90/*
Ivo van Doorn95ea3622007-09-25 17:57:13 -070091 * TX data handlers.
92 */
93int rt2x00pci_write_tx_data(struct rt2x00_dev *rt2x00dev,
Ivo van Doorn181d6902008-02-05 16:42:23 -050094 struct data_queue *queue, struct sk_buff *skb,
Ivo van Doorn95ea3622007-09-25 17:57:13 -070095 struct ieee80211_tx_control *control);
96
Ivo van Doorn181d6902008-02-05 16:42:23 -050097/**
98 * struct queue_entry_priv_pci_rx: Per RX entry PCI specific information
99 *
100 * @desc: Pointer to device descriptor.
101 * @data: Pointer to device's entry memory.
102 * @dma: DMA pointer to &data.
103 */
104struct queue_entry_priv_pci_rx {
105 __le32 *desc;
106
107 void *data;
108 dma_addr_t dma;
109};
110
111/**
112 * struct queue_entry_priv_pci_tx: Per TX entry PCI specific information
113 *
114 * @desc: Pointer to device descriptor
115 * @data: Pointer to device's entry memory.
116 * @dma: DMA pointer to &data.
117 * @control: mac80211 control structure used to transmit data.
118 */
119struct queue_entry_priv_pci_tx {
120 __le32 *desc;
121
122 void *data;
123 dma_addr_t dma;
124
125 struct ieee80211_tx_control control;
126};
127
128/**
129 * rt2x00pci_rxdone - Handle RX done events
130 * @rt2x00dev: Device pointer, see &struct rt2x00_dev.
Ivo van Doorn95ea3622007-09-25 17:57:13 -0700131 */
132void rt2x00pci_rxdone(struct rt2x00_dev *rt2x00dev);
Ivo van Doorn181d6902008-02-05 16:42:23 -0500133
134/**
135 * rt2x00pci_txdone - Handle TX done events
136 * @rt2x00dev: Device pointer, see &struct rt2x00_dev.
137 * @entry: Entry which has completed the transmission of a frame.
138 * @desc: TX done descriptor
139 */
140void rt2x00pci_txdone(struct rt2x00_dev *rt2x00dev, struct queue_entry *entry,
141 struct txdone_entry_desc *desc);
Ivo van Doorn95ea3622007-09-25 17:57:13 -0700142
143/*
144 * Device initialization handlers.
145 */
146int rt2x00pci_initialize(struct rt2x00_dev *rt2x00dev);
147void rt2x00pci_uninitialize(struct rt2x00_dev *rt2x00dev);
148
149/*
150 * PCI driver handlers.
151 */
152int rt2x00pci_probe(struct pci_dev *pci_dev, const struct pci_device_id *id);
153void rt2x00pci_remove(struct pci_dev *pci_dev);
154#ifdef CONFIG_PM
155int rt2x00pci_suspend(struct pci_dev *pci_dev, pm_message_t state);
156int rt2x00pci_resume(struct pci_dev *pci_dev);
157#else
158#define rt2x00pci_suspend NULL
159#define rt2x00pci_resume NULL
160#endif /* CONFIG_PM */
161
162#endif /* RT2X00PCI_H */