blob: 463ed6dcc7099f684f57b6d703688a7cff71b8dd [file] [log] [blame]
Jiri Pirko56ade8f2015-10-16 14:01:37 +02001/*
2 * drivers/net/ethernet/mellanox/mlxsw/spectrum.h
3 * Copyright (c) 2015 Mellanox Technologies. All rights reserved.
4 * Copyright (c) 2015 Jiri Pirko <jiri@mellanox.com>
5 * Copyright (c) 2015 Ido Schimmel <idosch@mellanox.com>
6 * Copyright (c) 2015 Elad Raz <eladr@mellanox.com>
7 *
8 * Redistribution and use in source and binary forms, with or without
9 * modification, are permitted provided that the following conditions are met:
10 *
11 * 1. Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * 2. Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in the
15 * documentation and/or other materials provided with the distribution.
16 * 3. Neither the names of the copyright holders nor the names of its
17 * contributors may be used to endorse or promote products derived from
18 * this software without specific prior written permission.
19 *
20 * Alternatively, this software may be distributed under the terms of the
21 * GNU General Public License ("GPL") version 2 as published by the Free
22 * Software Foundation.
23 *
24 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
25 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
26 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
27 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
28 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
29 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
30 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
31 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
32 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
33 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
34 * POSSIBILITY OF SUCH DAMAGE.
35 */
36
37#ifndef _MLXSW_SPECTRUM_H
38#define _MLXSW_SPECTRUM_H
39
40#include <linux/types.h>
41#include <linux/netdevice.h>
42#include <linux/bitops.h>
43#include <linux/if_vlan.h>
Ido Schimmel7f71eb42015-12-15 16:03:37 +010044#include <linux/list.h>
Jiri Pirko56ade8f2015-10-16 14:01:37 +020045#include <net/switchdev.h>
46
47#include "core.h"
48
49#define MLXSW_SP_VFID_BASE VLAN_N_VID
Ido Schimmel7f71eb42015-12-15 16:03:37 +010050#define MLXSW_SP_VFID_PORT_MAX 512 /* Non-bridged VLAN interfaces */
51#define MLXSW_SP_VFID_BR_MAX 8192 /* Bridged VLAN interfaces */
52#define MLXSW_SP_VFID_MAX (MLXSW_SP_VFID_PORT_MAX + MLXSW_SP_VFID_BR_MAX)
53
Jiri Pirko0d65fc12015-12-03 12:12:28 +010054#define MLXSW_SP_LAG_MAX 64
55#define MLXSW_SP_PORT_PER_LAG_MAX 16
Jiri Pirko56ade8f2015-10-16 14:01:37 +020056
57struct mlxsw_sp_port;
58
Jiri Pirko0d65fc12015-12-03 12:12:28 +010059struct mlxsw_sp_upper {
60 struct net_device *dev;
61 unsigned int ref_count;
62};
63
Ido Schimmel7f71eb42015-12-15 16:03:37 +010064struct mlxsw_sp_vfid {
65 struct list_head list;
66 u16 nr_vports;
67 u16 vfid; /* Starting at 0 */
Ido Schimmel26f0e7f2015-12-15 16:03:44 +010068 struct net_device *br_dev;
Ido Schimmel7f71eb42015-12-15 16:03:37 +010069 u16 vid;
70};
71
72static inline u16 mlxsw_sp_vfid_to_fid(u16 vfid)
73{
74 return MLXSW_SP_VFID_BASE + vfid;
75}
76
Ido Schimmelaac78a42015-12-15 16:03:42 +010077static inline u16 mlxsw_sp_fid_to_vfid(u16 fid)
78{
79 return fid - MLXSW_SP_VFID_BASE;
80}
81
82static inline bool mlxsw_sp_fid_is_vfid(u16 fid)
83{
84 return fid >= MLXSW_SP_VFID_BASE;
85}
86
Jiri Pirko56ade8f2015-10-16 14:01:37 +020087struct mlxsw_sp {
Ido Schimmel7f71eb42015-12-15 16:03:37 +010088 struct {
89 struct list_head list;
90 unsigned long mapped[BITS_TO_LONGS(MLXSW_SP_VFID_PORT_MAX)];
91 } port_vfids;
Ido Schimmel26f0e7f2015-12-15 16:03:44 +010092 struct {
93 struct list_head list;
94 unsigned long mapped[BITS_TO_LONGS(MLXSW_SP_VFID_BR_MAX)];
95 } br_vfids;
Jiri Pirko56ade8f2015-10-16 14:01:37 +020096 unsigned long active_fids[BITS_TO_LONGS(VLAN_N_VID)];
97 struct mlxsw_sp_port **ports;
98 struct mlxsw_core *core;
99 const struct mlxsw_bus_info *bus_info;
100 unsigned char base_mac[ETH_ALEN];
101 struct {
102 struct delayed_work dw;
103#define MLXSW_SP_DEFAULT_LEARNING_INTERVAL 100
104 unsigned int interval; /* ms */
105 } fdb_notify;
106#define MLXSW_SP_DEFAULT_AGEING_TIME 300
107 u32 ageing_time;
Jiri Pirko0d65fc12015-12-03 12:12:28 +0100108 struct mlxsw_sp_upper master_bridge;
109 struct mlxsw_sp_upper lags[MLXSW_SP_LAG_MAX];
Jiri Pirko56ade8f2015-10-16 14:01:37 +0200110};
111
Jiri Pirko0d65fc12015-12-03 12:12:28 +0100112static inline struct mlxsw_sp_upper *
113mlxsw_sp_lag_get(struct mlxsw_sp *mlxsw_sp, u16 lag_id)
114{
115 return &mlxsw_sp->lags[lag_id];
116}
117
Jiri Pirko56ade8f2015-10-16 14:01:37 +0200118struct mlxsw_sp_port_pcpu_stats {
119 u64 rx_packets;
120 u64 rx_bytes;
121 u64 tx_packets;
122 u64 tx_bytes;
123 struct u64_stats_sync syncp;
124 u32 tx_dropped;
125};
126
127struct mlxsw_sp_port {
128 struct net_device *dev;
129 struct mlxsw_sp_port_pcpu_stats __percpu *pcpu_stats;
130 struct mlxsw_sp *mlxsw_sp;
131 u8 local_port;
132 u8 stp_state;
Jiri Pirko0d9b9702015-10-28 10:16:56 +0100133 u8 learning:1,
134 learning_sync:1,
Ido Schimmel02930382015-10-28 10:16:58 +0100135 uc_flood:1,
Jiri Pirko0d65fc12015-12-03 12:12:28 +0100136 bridged:1,
137 lagged:1;
Jiri Pirko56ade8f2015-10-16 14:01:37 +0200138 u16 pvid;
Jiri Pirko0d65fc12015-12-03 12:12:28 +0100139 u16 lag_id;
Ido Schimmel7f71eb42015-12-15 16:03:37 +0100140 struct {
141 struct list_head list;
142 struct mlxsw_sp_vfid *vfid;
143 u16 vid;
144 } vport;
Jiri Pirko56ade8f2015-10-16 14:01:37 +0200145 /* 802.1Q bridge VLANs */
Ido Schimmelbd40e9d2015-12-15 16:03:36 +0100146 unsigned long *active_vlans;
Jiri Pirko56ade8f2015-10-16 14:01:37 +0200147 /* VLAN interfaces */
Ido Schimmel7f71eb42015-12-15 16:03:37 +0100148 struct list_head vports_list;
Jiri Pirko56ade8f2015-10-16 14:01:37 +0200149};
150
Jiri Pirko0d65fc12015-12-03 12:12:28 +0100151static inline struct mlxsw_sp_port *
152mlxsw_sp_port_lagged_get(struct mlxsw_sp *mlxsw_sp, u16 lag_id, u8 port_index)
153{
154 struct mlxsw_sp_port *mlxsw_sp_port;
155 u8 local_port;
156
157 local_port = mlxsw_core_lag_mapping_get(mlxsw_sp->core,
158 lag_id, port_index);
159 mlxsw_sp_port = mlxsw_sp->ports[local_port];
160 return mlxsw_sp_port && mlxsw_sp_port->lagged ? mlxsw_sp_port : NULL;
161}
162
Ido Schimmel7f71eb42015-12-15 16:03:37 +0100163static inline bool
164mlxsw_sp_port_is_vport(const struct mlxsw_sp_port *mlxsw_sp_port)
165{
166 return mlxsw_sp_port->vport.vfid;
167}
168
Ido Schimmel26f0e7f2015-12-15 16:03:44 +0100169static inline struct net_device *
170mlxsw_sp_vport_br_get(const struct mlxsw_sp_port *mlxsw_sp_vport)
171{
172 return mlxsw_sp_vport->vport.vfid->br_dev;
173}
174
Ido Schimmel7f71eb42015-12-15 16:03:37 +0100175static inline u16
176mlxsw_sp_vport_vid_get(const struct mlxsw_sp_port *mlxsw_sp_vport)
177{
178 return mlxsw_sp_vport->vport.vid;
179}
180
181static inline u16
182mlxsw_sp_vport_vfid_get(const struct mlxsw_sp_port *mlxsw_sp_vport)
183{
184 return mlxsw_sp_vport->vport.vfid->vfid;
185}
186
187static inline struct mlxsw_sp_port *
188mlxsw_sp_port_vport_find(const struct mlxsw_sp_port *mlxsw_sp_port, u16 vid)
189{
190 struct mlxsw_sp_port *mlxsw_sp_vport;
191
192 list_for_each_entry(mlxsw_sp_vport, &mlxsw_sp_port->vports_list,
193 vport.list) {
194 if (mlxsw_sp_vport_vid_get(mlxsw_sp_vport) == vid)
195 return mlxsw_sp_vport;
196 }
197
198 return NULL;
199}
200
Ido Schimmelaac78a42015-12-15 16:03:42 +0100201static inline struct mlxsw_sp_port *
202mlxsw_sp_port_vport_find_by_vfid(const struct mlxsw_sp_port *mlxsw_sp_port,
203 u16 vfid)
204{
205 struct mlxsw_sp_port *mlxsw_sp_vport;
206
207 list_for_each_entry(mlxsw_sp_vport, &mlxsw_sp_port->vports_list,
208 vport.list) {
209 if (mlxsw_sp_vport_vfid_get(mlxsw_sp_vport) == vfid)
210 return mlxsw_sp_vport;
211 }
212
213 return NULL;
214}
215
Jiri Pirko56ade8f2015-10-16 14:01:37 +0200216enum mlxsw_sp_flood_table {
217 MLXSW_SP_FLOOD_TABLE_UC,
218 MLXSW_SP_FLOOD_TABLE_BM,
219};
220
221int mlxsw_sp_buffers_init(struct mlxsw_sp *mlxsw_sp);
222int mlxsw_sp_port_buffers_init(struct mlxsw_sp_port *mlxsw_sp_port);
223
224int mlxsw_sp_switchdev_init(struct mlxsw_sp *mlxsw_sp);
225void mlxsw_sp_switchdev_fini(struct mlxsw_sp *mlxsw_sp);
226int mlxsw_sp_port_vlan_init(struct mlxsw_sp_port *mlxsw_sp_port);
227void mlxsw_sp_port_switchdev_init(struct mlxsw_sp_port *mlxsw_sp_port);
228void mlxsw_sp_port_switchdev_fini(struct mlxsw_sp_port *mlxsw_sp_port);
229int mlxsw_sp_port_vid_to_fid_set(struct mlxsw_sp_port *mlxsw_sp_port,
230 enum mlxsw_reg_svfa_mt mt, bool valid, u16 fid,
231 u16 vid);
232int mlxsw_sp_port_vlan_set(struct mlxsw_sp_port *mlxsw_sp_port, u16 vid_begin,
233 u16 vid_end, bool is_member, bool untagged);
234int mlxsw_sp_port_add_vid(struct net_device *dev, __be16 __always_unused proto,
235 u16 vid);
236int mlxsw_sp_port_kill_vid(struct net_device *dev,
237 __be16 __always_unused proto, u16 vid);
Ido Schimmel7f71eb42015-12-15 16:03:37 +0100238int mlxsw_sp_vport_flood_set(struct mlxsw_sp_port *mlxsw_sp_vport, u16 vfid,
Ido Schimmel19ae6122015-12-15 16:03:39 +0100239 bool set, bool only_uc);
Jiri Pirko56ade8f2015-10-16 14:01:37 +0200240
241#endif