blob: ef28080b1fdad75b6994f0555344597c5c49d81e [file] [log] [blame]
Komal Shahd395e6a2008-09-07 23:41:28 -07001/*
2 * mach-davinci/devices.c
3 *
4 * DaVinci platform device setup/initialization
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 */
11
Komal Shahd395e6a2008-09-07 23:41:28 -070012#include <linux/init.h>
13#include <linux/platform_device.h>
14#include <linux/dma-mapping.h>
15#include <linux/io.h>
16
Komal Shahd395e6a2008-09-07 23:41:28 -070017#include <mach/hardware.h>
18#include <mach/i2c.h>
Russell King80b02c12009-01-08 10:01:47 +000019#include <mach/irqs.h>
Kevin Hilman5526b3f2009-04-14 09:50:37 -050020#include <mach/cputype.h>
21#include <mach/mux.h>
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -070022#include <mach/edma.h>
23#include <mach/mmc.h>
Mark A. Greerf64691b2009-04-15 12:40:11 -070024#include <mach/time.h>
Komal Shahd395e6a2008-09-07 23:41:28 -070025
Kevin Hilman28552c22010-02-25 15:36:38 -080026#include "clock.h"
27
Kevin Hilmanf5c122d2009-04-14 07:04:16 -050028#define DAVINCI_I2C_BASE 0x01C21000
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -070029#define DAVINCI_MMCSD0_BASE 0x01E10000
30#define DM355_MMCSD0_BASE 0x01E11000
31#define DM355_MMCSD1_BASE 0x01E00000
Sandeep Paulraj19ff3bf2009-06-20 13:58:32 -040032#define DM365_MMCSD0_BASE 0x01D11000
33#define DM365_MMCSD1_BASE 0x01D00000
Kevin Hilmanf5c122d2009-04-14 07:04:16 -050034
Komal Shahd395e6a2008-09-07 23:41:28 -070035static struct resource i2c_resources[] = {
36 {
37 .start = DAVINCI_I2C_BASE,
38 .end = DAVINCI_I2C_BASE + 0x40,
39 .flags = IORESOURCE_MEM,
40 },
41 {
42 .start = IRQ_I2C,
43 .flags = IORESOURCE_IRQ,
44 },
45};
46
47static struct platform_device davinci_i2c_device = {
48 .name = "i2c_davinci",
49 .id = 1,
50 .num_resources = ARRAY_SIZE(i2c_resources),
51 .resource = i2c_resources,
52};
53
54void __init davinci_init_i2c(struct davinci_i2c_platform_data *pdata)
55{
Kevin Hilman5526b3f2009-04-14 09:50:37 -050056 if (cpu_is_davinci_dm644x())
57 davinci_cfg_reg(DM644X_I2C);
58
Komal Shahd395e6a2008-09-07 23:41:28 -070059 davinci_i2c_device.dev.platform_data = pdata;
60 (void) platform_device_register(&davinci_i2c_device);
61}
62
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -070063#if defined(CONFIG_MMC_DAVINCI) || defined(CONFIG_MMC_DAVINCI_MODULE)
64
Kevin Hilmanb0958ae2009-05-29 18:54:14 +010065static u64 mmcsd0_dma_mask = DMA_BIT_MASK(32);
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -070066
67static struct resource mmcsd0_resources[] = {
68 {
69 /* different on dm355 */
70 .start = DAVINCI_MMCSD0_BASE,
71 .end = DAVINCI_MMCSD0_BASE + SZ_4K - 1,
72 .flags = IORESOURCE_MEM,
73 },
74 /* IRQs: MMC/SD, then SDIO */
75 {
76 .start = IRQ_MMCINT,
77 .flags = IORESOURCE_IRQ,
78 }, {
79 /* different on dm355 */
80 .start = IRQ_SDIOINT,
81 .flags = IORESOURCE_IRQ,
82 },
83 /* DMA channels: RX, then TX */
84 {
Sudhakar Rajashekhara60902a22009-05-21 07:41:35 -040085 .start = EDMA_CTLR_CHAN(0, DAVINCI_DMA_MMCRXEVT),
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -070086 .flags = IORESOURCE_DMA,
87 }, {
Sudhakar Rajashekhara60902a22009-05-21 07:41:35 -040088 .start = EDMA_CTLR_CHAN(0, DAVINCI_DMA_MMCTXEVT),
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -070089 .flags = IORESOURCE_DMA,
90 },
91};
92
93static struct platform_device davinci_mmcsd0_device = {
94 .name = "davinci_mmc",
95 .id = 0,
96 .dev = {
97 .dma_mask = &mmcsd0_dma_mask,
Kevin Hilmanb0958ae2009-05-29 18:54:14 +010098 .coherent_dma_mask = DMA_BIT_MASK(32),
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -070099 },
100 .num_resources = ARRAY_SIZE(mmcsd0_resources),
101 .resource = mmcsd0_resources,
102};
103
Kevin Hilmanb0958ae2009-05-29 18:54:14 +0100104static u64 mmcsd1_dma_mask = DMA_BIT_MASK(32);
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -0700105
106static struct resource mmcsd1_resources[] = {
107 {
108 .start = DM355_MMCSD1_BASE,
109 .end = DM355_MMCSD1_BASE + SZ_4K - 1,
110 .flags = IORESOURCE_MEM,
111 },
112 /* IRQs: MMC/SD, then SDIO */
113 {
114 .start = IRQ_DM355_MMCINT1,
115 .flags = IORESOURCE_IRQ,
116 }, {
117 .start = IRQ_DM355_SDIOINT1,
118 .flags = IORESOURCE_IRQ,
119 },
120 /* DMA channels: RX, then TX */
121 {
Sudhakar Rajashekhara60902a22009-05-21 07:41:35 -0400122 .start = EDMA_CTLR_CHAN(0, 30), /* rx */
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -0700123 .flags = IORESOURCE_DMA,
124 }, {
Sudhakar Rajashekhara60902a22009-05-21 07:41:35 -0400125 .start = EDMA_CTLR_CHAN(0, 31), /* tx */
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -0700126 .flags = IORESOURCE_DMA,
127 },
128};
129
130static struct platform_device davinci_mmcsd1_device = {
131 .name = "davinci_mmc",
132 .id = 1,
133 .dev = {
134 .dma_mask = &mmcsd1_dma_mask,
Kevin Hilmanb0958ae2009-05-29 18:54:14 +0100135 .coherent_dma_mask = DMA_BIT_MASK(32),
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -0700136 },
137 .num_resources = ARRAY_SIZE(mmcsd1_resources),
138 .resource = mmcsd1_resources,
139};
140
141
142void __init davinci_setup_mmc(int module, struct davinci_mmc_config *config)
143{
144 struct platform_device *pdev = NULL;
145
146 if (WARN_ON(cpu_is_davinci_dm646x()))
147 return;
148
149 /* REVISIT: update PINMUX, ARM_IRQMUX, and EDMA_EVTMUX here too;
150 * for example if MMCSD1 is used for SDIO, maybe DAT2 is unused.
151 *
152 * FIXME dm6441 (no MMC/SD), dm357 (one), and dm335 (two) are
153 * not handled right here ...
154 */
155 switch (module) {
156 case 1:
Sandeep Paulraj19ff3bf2009-06-20 13:58:32 -0400157 if (cpu_is_davinci_dm355()) {
158 /* REVISIT we may not need all these pins if e.g. this
159 * is a hard-wired SDIO device...
160 */
161 davinci_cfg_reg(DM355_SD1_CMD);
162 davinci_cfg_reg(DM355_SD1_CLK);
163 davinci_cfg_reg(DM355_SD1_DATA0);
164 davinci_cfg_reg(DM355_SD1_DATA1);
165 davinci_cfg_reg(DM355_SD1_DATA2);
166 davinci_cfg_reg(DM355_SD1_DATA3);
167 } else if (cpu_is_davinci_dm365()) {
168 void __iomem *pupdctl1 =
169 IO_ADDRESS(DAVINCI_SYSTEM_MODULE_BASE + 0x7c);
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -0700170
Sandeep Paulraj19ff3bf2009-06-20 13:58:32 -0400171 /* Configure pull down control */
172 __raw_writel((__raw_readl(pupdctl1) & ~0x400),
173 pupdctl1);
174
175 mmcsd1_resources[0].start = DM365_MMCSD1_BASE;
176 mmcsd1_resources[0].end = DM365_MMCSD1_BASE +
177 SZ_4K - 1;
Phaneendra Kumareb5ba372009-08-27 17:06:56 -0400178 mmcsd1_resources[2].start = IRQ_DM365_SDIOINT1;
Sandeep Paulraj19ff3bf2009-06-20 13:58:32 -0400179 } else
180 break;
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -0700181
182 pdev = &davinci_mmcsd1_device;
183 break;
184 case 0:
185 if (cpu_is_davinci_dm355()) {
186 mmcsd0_resources[0].start = DM355_MMCSD0_BASE;
187 mmcsd0_resources[0].end = DM355_MMCSD0_BASE + SZ_4K - 1;
188 mmcsd0_resources[2].start = IRQ_DM355_SDIOINT0;
189
190 /* expose all 6 MMC0 signals: CLK, CMD, DATA[0..3] */
191 davinci_cfg_reg(DM355_MMCSD0);
192
193 /* enable RX EDMA */
194 davinci_cfg_reg(DM355_EVT26_MMC0_RX);
Sandeep Paulraj19ff3bf2009-06-20 13:58:32 -0400195 } else if (cpu_is_davinci_dm365()) {
196 mmcsd0_resources[0].start = DM365_MMCSD0_BASE;
197 mmcsd0_resources[0].end = DM365_MMCSD0_BASE +
198 SZ_4K - 1;
199 mmcsd0_resources[2].start = IRQ_DM365_SDIOINT0;
200 } else if (cpu_is_davinci_dm644x()) {
Kevin Hilman2dbf56ae2009-05-11 15:55:03 -0700201 /* REVISIT: should this be in board-init code? */
202 void __iomem *base =
203 IO_ADDRESS(DAVINCI_SYSTEM_MODULE_BASE);
204
205 /* Power-on 3.3V IO cells */
206 __raw_writel(0, base + DM64XX_VDD3P3V_PWDN);
207 /*Set up the pull regiter for MMC */
208 davinci_cfg_reg(DM644X_MSTK);
209 }
210
211 pdev = &davinci_mmcsd0_device;
212 break;
213 }
214
215 if (WARN_ON(!pdev))
216 return;
217
218 pdev->dev.platform_data = config;
219 platform_device_register(pdev);
220}
221
222#else
223
224void __init davinci_setup_mmc(int module, struct davinci_mmc_config *config)
225{
226}
227
228#endif
229
Kevin Hilmanfb631382009-04-29 16:23:59 -0700230/*-------------------------------------------------------------------------*/
231
232static struct resource wdt_resources[] = {
233 {
Kevin Hilman5fcd2942009-06-03 12:24:50 -0700234 .start = DAVINCI_WDOG_BASE,
235 .end = DAVINCI_WDOG_BASE + SZ_1K - 1,
Kevin Hilmanfb631382009-04-29 16:23:59 -0700236 .flags = IORESOURCE_MEM,
237 },
238};
239
240struct platform_device davinci_wdt_device = {
241 .name = "watchdog",
242 .id = -1,
243 .num_resources = ARRAY_SIZE(wdt_resources),
244 .resource = wdt_resources,
245};
246
247static void davinci_init_wdt(void)
248{
249 platform_device_register(&davinci_wdt_device);
250}
251
252/*-------------------------------------------------------------------------*/
253
Mark A. Greerf64691b2009-04-15 12:40:11 -0700254struct davinci_timer_instance davinci_timer_instance[2] = {
255 {
256 .base = IO_ADDRESS(DAVINCI_TIMER0_BASE),
257 .bottom_irq = IRQ_TINT0_TINT12,
258 .top_irq = IRQ_TINT0_TINT34,
259 },
260 {
261 .base = IO_ADDRESS(DAVINCI_TIMER1_BASE),
262 .bottom_irq = IRQ_TINT1_TINT12,
263 .top_irq = IRQ_TINT1_TINT34,
264 },
265};
266
267/*-------------------------------------------------------------------------*/
268
Kevin Hilmanfb631382009-04-29 16:23:59 -0700269static int __init davinci_init_devices(void)
270{
271 /* please keep these calls, and their implementations above,
272 * in alphabetical order so they're easier to sort through.
273 */
274 davinci_init_wdt();
275
276 return 0;
277}
278arch_initcall(davinci_init_devices);
279