blob: 869f188b02eb3b92e994400c886ba631c95f2805 [file] [log] [blame]
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +01001/*
2 * CE4100's SPI device is more or less the same one as found on PXA
3 *
Andy Shevchenkoe379d2c2016-07-04 12:44:27 +03004 * Copyright (C) 2016, Intel Corporation
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +01005 */
Andy Shevchenkoe379d2c2016-07-04 12:44:27 +03006#include <linux/clk-provider.h>
7#include <linux/module.h>
8#include <linux/of_device.h>
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +01009#include <linux/pci.h>
10#include <linux/platform_device.h>
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +010011#include <linux/spi/pxa2xx_spi.h>
12
Mika Westerbergb729bf32014-08-19 20:29:19 +030013#include <linux/dmaengine.h>
14#include <linux/platform_data/dma-dw.h>
15
Chew, Chiau Eed6ba32d2014-04-18 00:26:06 +080016enum {
Andy Shevchenkoe379d2c2016-07-04 12:44:27 +030017 PORT_QUARK_X1000,
Chew, Chiau Eed6ba32d2014-04-18 00:26:06 +080018 PORT_BYT,
Andy Shevchenko4f470912016-07-04 12:44:25 +030019 PORT_MRFLD,
Mika Westerberg39d36532014-08-19 20:29:21 +030020 PORT_BSW0,
21 PORT_BSW1,
22 PORT_BSW2,
Andy Shevchenkoe379d2c2016-07-04 12:44:27 +030023 PORT_CE4100,
Leif Liddycaba2482016-02-20 20:20:22 +010024 PORT_LPT,
Chew, Chiau Eed6ba32d2014-04-18 00:26:06 +080025};
26
27struct pxa_spi_info {
28 enum pxa_ssp_type type;
29 int port_id;
30 int num_chipselect;
Chew, Chiau Eeafa93c92014-07-25 01:10:54 +080031 unsigned long max_clk_rate;
Mika Westerbergb729bf32014-08-19 20:29:19 +030032
33 /* DMA channel request parameters */
Andy Shevchenko743485ea2016-07-04 12:44:24 +030034 bool (*dma_filter)(struct dma_chan *chan, void *param);
Mika Westerbergb729bf32014-08-19 20:29:19 +030035 void *tx_param;
36 void *rx_param;
Andy Shevchenko743485ea2016-07-04 12:44:24 +030037
38 int (*setup)(struct pci_dev *pdev, struct pxa_spi_info *c);
Chew, Chiau Eed6ba32d2014-04-18 00:26:06 +080039};
40
Mika Westerbergb729bf32014-08-19 20:29:19 +030041static struct dw_dma_slave byt_tx_param = { .dst_id = 0 };
42static struct dw_dma_slave byt_rx_param = { .src_id = 1 };
43
Andy Shevchenko25014522017-01-02 13:47:31 +020044static struct dw_dma_slave mrfld3_tx_param = { .dst_id = 15 };
45static struct dw_dma_slave mrfld3_rx_param = { .src_id = 14 };
46static struct dw_dma_slave mrfld5_tx_param = { .dst_id = 13 };
47static struct dw_dma_slave mrfld5_rx_param = { .src_id = 12 };
48static struct dw_dma_slave mrfld6_tx_param = { .dst_id = 11 };
49static struct dw_dma_slave mrfld6_rx_param = { .src_id = 10 };
50
Mika Westerberg39d36532014-08-19 20:29:21 +030051static struct dw_dma_slave bsw0_tx_param = { .dst_id = 0 };
52static struct dw_dma_slave bsw0_rx_param = { .src_id = 1 };
53static struct dw_dma_slave bsw1_tx_param = { .dst_id = 6 };
54static struct dw_dma_slave bsw1_rx_param = { .src_id = 7 };
55static struct dw_dma_slave bsw2_tx_param = { .dst_id = 8 };
56static struct dw_dma_slave bsw2_rx_param = { .src_id = 9 };
57
Leif Liddycaba2482016-02-20 20:20:22 +010058static struct dw_dma_slave lpt_tx_param = { .dst_id = 0 };
59static struct dw_dma_slave lpt_rx_param = { .src_id = 1 };
60
Mika Westerbergb729bf32014-08-19 20:29:19 +030061static bool lpss_dma_filter(struct dma_chan *chan, void *param)
62{
63 struct dw_dma_slave *dws = param;
64
65 if (dws->dma_dev != chan->device->dev)
66 return false;
67
68 chan->private = dws;
69 return true;
70}
71
Andy Shevchenko743485ea2016-07-04 12:44:24 +030072static int lpss_spi_setup(struct pci_dev *dev, struct pxa_spi_info *c)
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +010073{
Mika Westerbergb729bf32014-08-19 20:29:19 +030074 struct pci_dev *dma_dev;
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +010075
Andy Shevchenko743485ea2016-07-04 12:44:24 +030076 c->num_chipselect = 1;
77 c->max_clk_rate = 50000000;
Mika Westerbergb729bf32014-08-19 20:29:19 +030078
79 dma_dev = pci_get_slot(dev->bus, PCI_DEVFN(PCI_SLOT(dev->devfn), 0));
80
81 if (c->tx_param) {
82 struct dw_dma_slave *slave = c->tx_param;
83
84 slave->dma_dev = &dma_dev->dev;
Andy Shevchenkoc4220252016-03-18 16:24:41 +020085 slave->m_master = 0;
86 slave->p_master = 1;
Mika Westerbergb729bf32014-08-19 20:29:19 +030087 }
88
89 if (c->rx_param) {
90 struct dw_dma_slave *slave = c->rx_param;
91
92 slave->dma_dev = &dma_dev->dev;
Andy Shevchenkoc4220252016-03-18 16:24:41 +020093 slave->m_master = 0;
94 slave->p_master = 1;
Mika Westerbergb729bf32014-08-19 20:29:19 +030095 }
96
Andy Shevchenko743485ea2016-07-04 12:44:24 +030097 c->dma_filter = lpss_dma_filter;
98 return 0;
99}
100
Andy Shevchenko4f470912016-07-04 12:44:25 +0300101static int mrfld_spi_setup(struct pci_dev *dev, struct pxa_spi_info *c)
102{
Andy Shevchenko25014522017-01-02 13:47:31 +0200103 struct pci_dev *dma_dev = pci_get_slot(dev->bus, PCI_DEVFN(21, 0));
104 struct dw_dma_slave *tx, *rx;
105
Andy Shevchenko4f470912016-07-04 12:44:25 +0300106 switch (PCI_FUNC(dev->devfn)) {
107 case 0:
108 c->port_id = 3;
109 c->num_chipselect = 1;
Andy Shevchenko25014522017-01-02 13:47:31 +0200110 c->tx_param = &mrfld3_tx_param;
111 c->rx_param = &mrfld3_rx_param;
Andy Shevchenko4f470912016-07-04 12:44:25 +0300112 break;
113 case 1:
114 c->port_id = 5;
115 c->num_chipselect = 4;
Andy Shevchenko25014522017-01-02 13:47:31 +0200116 c->tx_param = &mrfld5_tx_param;
117 c->rx_param = &mrfld5_rx_param;
Andy Shevchenko4f470912016-07-04 12:44:25 +0300118 break;
119 case 2:
120 c->port_id = 6;
121 c->num_chipselect = 1;
Andy Shevchenko25014522017-01-02 13:47:31 +0200122 c->tx_param = &mrfld6_tx_param;
123 c->rx_param = &mrfld6_rx_param;
Andy Shevchenko4f470912016-07-04 12:44:25 +0300124 break;
125 default:
126 return -ENODEV;
127 }
Andy Shevchenko25014522017-01-02 13:47:31 +0200128
129 tx = c->tx_param;
130 tx->dma_dev = &dma_dev->dev;
131
132 rx = c->rx_param;
133 rx->dma_dev = &dma_dev->dev;
134
135 c->dma_filter = lpss_dma_filter;
Andy Shevchenko4f470912016-07-04 12:44:25 +0300136 return 0;
137}
138
Andy Shevchenko743485ea2016-07-04 12:44:24 +0300139static struct pxa_spi_info spi_info_configs[] = {
140 [PORT_CE4100] = {
141 .type = PXA25x_SSP,
142 .port_id = -1,
143 .num_chipselect = -1,
144 .max_clk_rate = 3686400,
145 },
146 [PORT_BYT] = {
147 .type = LPSS_BYT_SSP,
148 .port_id = 0,
149 .setup = lpss_spi_setup,
150 .tx_param = &byt_tx_param,
151 .rx_param = &byt_rx_param,
152 },
153 [PORT_BSW0] = {
Andy Shevchenkoca80ef72016-07-05 23:12:05 +0300154 .type = LPSS_BSW_SSP,
Andy Shevchenko743485ea2016-07-04 12:44:24 +0300155 .port_id = 0,
156 .setup = lpss_spi_setup,
157 .tx_param = &bsw0_tx_param,
158 .rx_param = &bsw0_rx_param,
159 },
160 [PORT_BSW1] = {
Andy Shevchenkoca80ef72016-07-05 23:12:05 +0300161 .type = LPSS_BSW_SSP,
Andy Shevchenko743485ea2016-07-04 12:44:24 +0300162 .port_id = 1,
163 .setup = lpss_spi_setup,
164 .tx_param = &bsw1_tx_param,
165 .rx_param = &bsw1_rx_param,
166 },
167 [PORT_BSW2] = {
Andy Shevchenkoca80ef72016-07-05 23:12:05 +0300168 .type = LPSS_BSW_SSP,
Andy Shevchenko743485ea2016-07-04 12:44:24 +0300169 .port_id = 2,
170 .setup = lpss_spi_setup,
171 .tx_param = &bsw2_tx_param,
172 .rx_param = &bsw2_rx_param,
173 },
Andy Shevchenko4f470912016-07-04 12:44:25 +0300174 [PORT_MRFLD] = {
175 .type = PXA27x_SSP,
176 .max_clk_rate = 25000000,
177 .setup = mrfld_spi_setup,
178 },
Andy Shevchenko743485ea2016-07-04 12:44:24 +0300179 [PORT_QUARK_X1000] = {
180 .type = QUARK_X1000_SSP,
181 .port_id = -1,
182 .num_chipselect = 1,
183 .max_clk_rate = 50000000,
184 },
185 [PORT_LPT] = {
186 .type = LPSS_LPT_SSP,
187 .port_id = 0,
188 .setup = lpss_spi_setup,
189 .tx_param = &lpt_tx_param,
190 .rx_param = &lpt_rx_param,
191 },
192};
193
194static int pxa2xx_spi_pci_probe(struct pci_dev *dev,
195 const struct pci_device_id *ent)
196{
197 struct platform_device_info pi;
198 int ret;
199 struct platform_device *pdev;
200 struct pxa2xx_spi_master spi_pdata;
201 struct ssp_device *ssp;
202 struct pxa_spi_info *c;
203 char buf[40];
204
205 ret = pcim_enable_device(dev);
206 if (ret)
207 return ret;
208
209 ret = pcim_iomap_regions(dev, 1 << 0, "PXA2xx SPI");
210 if (ret)
211 return ret;
212
213 c = &spi_info_configs[ent->driver_data];
214 if (c->setup) {
215 ret = c->setup(dev, c);
216 if (ret)
217 return ret;
218 }
219
220 memset(&spi_pdata, 0, sizeof(spi_pdata));
221 spi_pdata.num_chipselect = (c->num_chipselect > 0) ? c->num_chipselect : dev->devfn;
222 spi_pdata.dma_filter = c->dma_filter;
Mika Westerbergb729bf32014-08-19 20:29:19 +0300223 spi_pdata.tx_param = c->tx_param;
224 spi_pdata.rx_param = c->rx_param;
225 spi_pdata.enable_dma = c->rx_param && c->tx_param;
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +0100226
Mika Westerberg851bacf2013-01-07 12:44:33 +0200227 ssp = &spi_pdata.ssp;
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +0100228 ssp->phys_base = pci_resource_start(dev, 0);
Mika Westerberg02027752013-01-07 12:44:32 +0200229 ssp->mmio_base = pcim_iomap_table(dev)[0];
Chew, Chiau Eed6ba32d2014-04-18 00:26:06 +0800230 ssp->port_id = (c->port_id >= 0) ? c->port_id : dev->devfn;
231 ssp->type = c->type;
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +0100232
Jan Kiszka64e02cb2017-01-21 10:06:39 +0100233 pci_set_master(dev);
234
235 ret = pci_alloc_irq_vectors(dev, 1, 1, PCI_IRQ_ALL_TYPES);
236 if (ret < 0)
237 return ret;
238 ssp->irq = pci_irq_vector(dev, 0);
239
Chew, Chiau Eeafa93c92014-07-25 01:10:54 +0800240 snprintf(buf, sizeof(buf), "pxa2xx-spi.%d", ssp->port_id);
Stephen Boyd280af2b2016-04-19 18:10:07 -0700241 ssp->clk = clk_register_fixed_rate(&dev->dev, buf , NULL, 0,
242 c->max_clk_rate);
Chew, Chiau Eeafa93c92014-07-25 01:10:54 +0800243 if (IS_ERR(ssp->clk))
244 return PTR_ERR(ssp->clk);
245
Mika Westerberg02027752013-01-07 12:44:32 +0200246 memset(&pi, 0, sizeof(pi));
Andy Shevchenkob70cd2d2016-08-24 14:11:30 +0300247 pi.fwnode = dev->dev.fwnode;
Mika Westerberg02027752013-01-07 12:44:32 +0200248 pi.parent = &dev->dev;
249 pi.name = "pxa2xx-spi";
250 pi.id = ssp->port_id;
251 pi.data = &spi_pdata;
252 pi.size_data = sizeof(spi_pdata);
253
254 pdev = platform_device_register_full(&pi);
Chew, Chiau Eeafa93c92014-07-25 01:10:54 +0800255 if (IS_ERR(pdev)) {
256 clk_unregister(ssp->clk);
Wei Yongjund77b5382013-02-22 10:52:35 +0800257 return PTR_ERR(pdev);
Chew, Chiau Eeafa93c92014-07-25 01:10:54 +0800258 }
Mika Westerberg02027752013-01-07 12:44:32 +0200259
Mika Westerberg851bacf2013-01-07 12:44:33 +0200260 pci_set_drvdata(dev, pdev);
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +0100261
Mika Westerberg02027752013-01-07 12:44:32 +0200262 return 0;
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +0100263}
264
Chew, Chiau Eed6ba32d2014-04-18 00:26:06 +0800265static void pxa2xx_spi_pci_remove(struct pci_dev *dev)
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +0100266{
Mika Westerberg851bacf2013-01-07 12:44:33 +0200267 struct platform_device *pdev = pci_get_drvdata(dev);
Chew, Chiau Eeafa93c92014-07-25 01:10:54 +0800268 struct pxa2xx_spi_master *spi_pdata;
269
270 spi_pdata = dev_get_platdata(&pdev->dev);
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +0100271
Mika Westerberg851bacf2013-01-07 12:44:33 +0200272 platform_device_unregister(pdev);
Chew, Chiau Eeafa93c92014-07-25 01:10:54 +0800273 clk_unregister(spi_pdata->ssp.clk);
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +0100274}
275
Chew, Chiau Eed6ba32d2014-04-18 00:26:06 +0800276static const struct pci_device_id pxa2xx_spi_pci_devices[] = {
Weike Chene5262d02014-11-26 02:35:10 -0800277 { PCI_VDEVICE(INTEL, 0x0935), PORT_QUARK_X1000 },
Chew, Chiau Eed6ba32d2014-04-18 00:26:06 +0800278 { PCI_VDEVICE(INTEL, 0x0f0e), PORT_BYT },
Andy Shevchenko4f470912016-07-04 12:44:25 +0300279 { PCI_VDEVICE(INTEL, 0x1194), PORT_MRFLD },
Mika Westerberg39d36532014-08-19 20:29:21 +0300280 { PCI_VDEVICE(INTEL, 0x228e), PORT_BSW0 },
281 { PCI_VDEVICE(INTEL, 0x2290), PORT_BSW1 },
282 { PCI_VDEVICE(INTEL, 0x22ac), PORT_BSW2 },
Andy Shevchenkoe379d2c2016-07-04 12:44:27 +0300283 { PCI_VDEVICE(INTEL, 0x2e6a), PORT_CE4100 },
Leif Liddycaba2482016-02-20 20:20:22 +0100284 { PCI_VDEVICE(INTEL, 0x9ce6), PORT_LPT },
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +0100285 { },
286};
Chew, Chiau Eed6ba32d2014-04-18 00:26:06 +0800287MODULE_DEVICE_TABLE(pci, pxa2xx_spi_pci_devices);
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +0100288
Chew, Chiau Eed6ba32d2014-04-18 00:26:06 +0800289static struct pci_driver pxa2xx_spi_pci_driver = {
290 .name = "pxa2xx_spi_pci",
291 .id_table = pxa2xx_spi_pci_devices,
292 .probe = pxa2xx_spi_pci_probe,
293 .remove = pxa2xx_spi_pci_remove,
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +0100294};
295
Chew, Chiau Eed6ba32d2014-04-18 00:26:06 +0800296module_pci_driver(pxa2xx_spi_pci_driver);
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +0100297
Chew, Chiau Eed6ba32d2014-04-18 00:26:06 +0800298MODULE_DESCRIPTION("CE4100/LPSS PCI-SPI glue code for PXA's driver");
Sebastian Andrzej Siewiord6ea3df2010-11-24 10:17:14 +0100299MODULE_LICENSE("GPL v2");
300MODULE_AUTHOR("Sebastian Andrzej Siewior <bigeasy@linutronix.de>");