blob: 0dc50d82ea7342a6bb16e587786730f1d1364e0c [file] [log] [blame]
eric miaofe69af02008-02-14 15:48:23 +08001#ifndef __ASM_ARCH_PXA3XX_NAND_H
2#define __ASM_ARCH_PXA3XX_NAND_H
3
4#include <linux/mtd/mtd.h>
5#include <linux/mtd/partitions.h>
6
Enrico Scholz43035332008-08-29 12:57:28 +02007struct pxa3xx_nand_timing {
8 unsigned int tCH; /* Enable signal hold time */
9 unsigned int tCS; /* Enable signal setup time */
10 unsigned int tWH; /* ND_nWE high duration */
11 unsigned int tWP; /* ND_nWE pulse time */
12 unsigned int tRH; /* ND_nRE high duration */
13 unsigned int tRP; /* ND_nRE pulse width */
14 unsigned int tR; /* ND_nWE high to ND_nRE low for read */
15 unsigned int tWHR; /* ND_nWE high to ND_nRE low for status read */
16 unsigned int tAR; /* ND_ALE low to ND_nRE low delay */
17};
18
19struct pxa3xx_nand_cmdset {
20 uint16_t read1;
21 uint16_t read2;
22 uint16_t program;
23 uint16_t read_status;
24 uint16_t read_id;
25 uint16_t erase;
26 uint16_t reset;
27 uint16_t lock;
28 uint16_t unlock;
29 uint16_t lock_status;
30};
31
32struct pxa3xx_nand_flash {
33 struct pxa3xx_nand_timing *timing; /* NAND Flash timing */
34 struct pxa3xx_nand_cmdset *cmdset;
35
36 uint32_t page_per_block;/* Pages per block (PG_PER_BLK) */
37 uint32_t page_size; /* Page size in bytes (PAGE_SZ) */
38 uint32_t flash_width; /* Width of Flash memory (DWIDTH_M) */
39 uint32_t dfc_width; /* Width of flash controller(DWIDTH_C) */
40 uint32_t num_blocks; /* Number of physical blocks in Flash */
41 uint32_t chip_id;
42
43 /* NOTE: these are automatically calculated, do not define */
44 size_t oob_size;
45 size_t read_id_bytes;
46
47 unsigned int col_addr_cycles;
48 unsigned int row_addr_cycles;
49};
50
eric miaofe69af02008-02-14 15:48:23 +080051struct pxa3xx_nand_platform_data {
52
53 /* the data flash bus is shared between the Static Memory
54 * Controller and the Data Flash Controller, the arbiter
55 * controls the ownership of the bus
56 */
57 int enable_arbiter;
58
59 struct mtd_partition *parts;
60 unsigned int nr_parts;
61};
Eric Miao9ae819a2008-06-02 15:22:03 +080062
63extern void pxa3xx_set_nand_info(struct pxa3xx_nand_platform_data *info);
eric miaofe69af02008-02-14 15:48:23 +080064#endif /* __ASM_ARCH_PXA3XX_NAND_H */