blob: ede4c6f0b31ad63252f3ea803b8b7d5ec643d2d9 [file] [log] [blame]
Lennert Buytenhek91da11f2008-10-07 13:44:02 +00001/*
2 * net/dsa/mv88e6123_61_65.c - Marvell 88e6123/6161/6165 switch chip support
Lennert Buytenheke84665c2009-03-20 09:52:09 +00003 * Copyright (c) 2008-2009 Marvell Semiconductor
Lennert Buytenhek91da11f2008-10-07 13:44:02 +00004 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation; either version 2 of the License, or
8 * (at your option) any later version.
9 */
10
Barry Grussling19b2f972013-01-08 16:05:54 +000011#include <linux/delay.h>
12#include <linux/jiffies.h>
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000013#include <linux/list.h>
Paul Gortmaker2bbba272012-01-24 10:41:40 +000014#include <linux/module.h>
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000015#include <linux/netdevice.h>
16#include <linux/phy.h>
Ben Hutchingsc8f0b862011-11-27 17:06:08 +000017#include <net/dsa.h>
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000018#include "mv88e6xxx.h"
19
Andrew Lunnca3dfa52016-03-12 00:01:36 +010020static const struct mv88e6xxx_switch_id mv88e6123_table[] = {
Vivien Didelotb9b37712015-10-30 19:39:48 -040021 { PORT_SWITCH_ID_6123, "Marvell 88E6123" },
22 { PORT_SWITCH_ID_6123_A1, "Marvell 88E6123 (A1)" },
23 { PORT_SWITCH_ID_6123_A2, "Marvell 88E6123 (A2)" },
24 { PORT_SWITCH_ID_6161, "Marvell 88E6161" },
25 { PORT_SWITCH_ID_6161_A1, "Marvell 88E6161 (A1)" },
26 { PORT_SWITCH_ID_6161_A2, "Marvell 88E6161 (A2)" },
27 { PORT_SWITCH_ID_6165, "Marvell 88E6165" },
28 { PORT_SWITCH_ID_6165_A1, "Marvell 88E6165 (A1)" },
29 { PORT_SWITCH_ID_6165_A2, "Marvell 88e6165 (A2)" },
30};
31
Andrew Lunnbbb8d792016-04-13 02:40:39 +020032static char *mv88e6123_probe(struct device *dsa_dev, struct device *host_dev,
33 int sw_addr)
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000034{
Andrew Lunnca3dfa52016-03-12 00:01:36 +010035 return mv88e6xxx_lookup_name(host_dev, sw_addr, mv88e6123_table,
36 ARRAY_SIZE(mv88e6123_table));
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000037}
38
Andrew Lunnca3dfa52016-03-12 00:01:36 +010039static int mv88e6123_setup_global(struct dsa_switch *ds)
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000040{
Andrew Lunn15966a22015-05-06 01:09:49 +020041 u32 upstream_port = dsa_upstream_port(ds);
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000042 int ret;
Andrew Lunn15966a22015-05-06 01:09:49 +020043 u32 reg;
Andrew Lunn54d792f2015-05-06 01:09:47 +020044
45 ret = mv88e6xxx_setup_global(ds);
46 if (ret)
47 return ret;
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000048
Barry Grussling3675c8d2013-01-08 16:05:53 +000049 /* Disable the PHY polling unit (since there won't be any
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000050 * external PHYs to poll), don't discard packets with
51 * excessive collisions, and mask all interrupt sources.
52 */
Andrew Lunn15966a22015-05-06 01:09:49 +020053 REG_WRITE(REG_GLOBAL, GLOBAL_CONTROL, 0x0000);
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000054
Barry Grussling3675c8d2013-01-08 16:05:53 +000055 /* Configure the upstream port, and configure the upstream
Lennert Buytenheke84665c2009-03-20 09:52:09 +000056 * port as the port to which ingress and egress monitor frames
57 * are to be sent.
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000058 */
Andrew Lunn15966a22015-05-06 01:09:49 +020059 reg = upstream_port << GLOBAL_MONITOR_CONTROL_INGRESS_SHIFT |
60 upstream_port << GLOBAL_MONITOR_CONTROL_EGRESS_SHIFT |
61 upstream_port << GLOBAL_MONITOR_CONTROL_ARP_SHIFT;
62 REG_WRITE(REG_GLOBAL, GLOBAL_MONITOR_CONTROL, reg);
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000063
Barry Grussling3675c8d2013-01-08 16:05:53 +000064 /* Disable remote management for now, and set the switch's
Lennert Buytenheke84665c2009-03-20 09:52:09 +000065 * DSA device number.
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000066 */
Andrew Lunn15966a22015-05-06 01:09:49 +020067 REG_WRITE(REG_GLOBAL, GLOBAL_CONTROL_2, ds->index & 0x1f);
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000068
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000069 return 0;
70}
71
Andrew Lunnca3dfa52016-03-12 00:01:36 +010072static int mv88e6123_setup(struct dsa_switch *ds)
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000073{
Guenter Roeck14ef6ad2015-04-02 04:06:32 +020074 struct mv88e6xxx_priv_state *ps = ds_to_priv(ds);
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000075 int ret;
76
Guenter Roeckacdaffc2015-03-26 18:36:28 -070077 ret = mv88e6xxx_setup_common(ds);
78 if (ret < 0)
79 return ret;
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000080
Guenter Roeck14ef6ad2015-04-02 04:06:32 +020081 switch (ps->id) {
Andrew Lunncca8b132015-04-02 04:06:39 +020082 case PORT_SWITCH_ID_6123:
Guenter Roeck14ef6ad2015-04-02 04:06:32 +020083 ps->num_ports = 3;
84 break;
Andrew Lunncca8b132015-04-02 04:06:39 +020085 case PORT_SWITCH_ID_6161:
86 case PORT_SWITCH_ID_6165:
Guenter Roeck14ef6ad2015-04-02 04:06:32 +020087 ps->num_ports = 6;
88 break;
89 default:
90 return -ENODEV;
91 }
92
Andrew Lunn143a8302015-04-02 04:06:34 +020093 ret = mv88e6xxx_switch_reset(ds, false);
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000094 if (ret < 0)
95 return ret;
96
Andrew Lunnca3dfa52016-03-12 00:01:36 +010097 ret = mv88e6123_setup_global(ds);
Lennert Buytenhek91da11f2008-10-07 13:44:02 +000098 if (ret < 0)
99 return ret;
100
Andrew Lunndbde9e62015-05-06 01:09:48 +0200101 return mv88e6xxx_setup_ports(ds);
Lennert Buytenhek91da11f2008-10-07 13:44:02 +0000102}
103
Andrew Lunnca3dfa52016-03-12 00:01:36 +0100104struct dsa_switch_driver mv88e6123_switch_driver = {
Florian Fainelliac7a04c2014-09-11 21:18:09 -0700105 .tag_protocol = DSA_TAG_PROTO_EDSA,
Lennert Buytenhek91da11f2008-10-07 13:44:02 +0000106 .priv_size = sizeof(struct mv88e6xxx_priv_state),
Andrew Lunnca3dfa52016-03-12 00:01:36 +0100107 .probe = mv88e6123_probe,
108 .setup = mv88e6123_setup,
Lennert Buytenhek91da11f2008-10-07 13:44:02 +0000109 .set_addr = mv88e6xxx_set_addr_indirect,
Andrew Lunnfd3a0ee2015-04-02 04:06:36 +0200110 .phy_read = mv88e6xxx_phy_read,
111 .phy_write = mv88e6xxx_phy_write,
Andrew Lunne413e7e2015-04-02 04:06:38 +0200112 .get_strings = mv88e6xxx_get_strings,
113 .get_ethtool_stats = mv88e6xxx_get_ethtool_stats,
114 .get_sset_count = mv88e6xxx_get_sset_count,
Andrew Lunndea87022015-08-31 15:56:47 +0200115 .adjust_link = mv88e6xxx_adjust_link,
Guenter Roeck87e5f662014-10-29 10:45:00 -0700116#ifdef CONFIG_NET_DSA_HWMON
Andrew Lunneaa23762014-11-15 22:24:51 +0100117 .get_temp = mv88e6xxx_get_temp,
Guenter Roeck87e5f662014-10-29 10:45:00 -0700118#endif
Guenter Roecka1ab91f2014-10-29 10:45:05 -0700119 .get_regs_len = mv88e6xxx_get_regs_len,
120 .get_regs = mv88e6xxx_get_regs,
Lennert Buytenhek91da11f2008-10-07 13:44:02 +0000121};
Ben Hutchings3d825ed2011-11-25 14:37:16 +0000122
123MODULE_ALIAS("platform:mv88e6123");
124MODULE_ALIAS("platform:mv88e6161");
125MODULE_ALIAS("platform:mv88e6165");