blob: 72f6bfc15d8fbbfc6bb12df2d6f1cc5495d777e0 [file] [log] [blame]
Flora Cuic632d792016-08-02 11:32:41 +08001/*
2 * Copyright 2016 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#ifndef __AMDGPU_TTM_H__
25#define __AMDGPU_TTM_H__
26
27#include "gpu_scheduler.h"
28
29#define AMDGPU_PL_GDS TTM_PL_PRIV0
30#define AMDGPU_PL_GWS TTM_PL_PRIV1
31#define AMDGPU_PL_OA TTM_PL_PRIV2
32
33#define AMDGPU_PL_FLAG_GDS TTM_PL_FLAG_PRIV0
34#define AMDGPU_PL_FLAG_GWS TTM_PL_FLAG_PRIV1
35#define AMDGPU_PL_FLAG_OA TTM_PL_FLAG_PRIV2
36
37#define AMDGPU_TTM_LRU_SIZE 20
38
39struct amdgpu_mman_lru {
40 struct list_head *lru[TTM_NUM_MEM_TYPES];
41 struct list_head *swap_lru;
42};
43
44struct amdgpu_mman {
45 struct ttm_bo_global_ref bo_global_ref;
46 struct drm_global_reference mem_global_ref;
47 struct ttm_bo_device bdev;
48 bool mem_global_referenced;
49 bool initialized;
50
51#if defined(CONFIG_DEBUG_FS)
52 struct dentry *vram;
53 struct dentry *gtt;
54#endif
55
56 /* buffer handling */
57 const struct amdgpu_buffer_funcs *buffer_funcs;
58 struct amdgpu_ring *buffer_funcs_ring;
59 /* Scheduler entity for buffer moves */
60 struct amd_sched_entity entity;
61
62 /* custom LRU management */
63 struct amdgpu_mman_lru log2_size[AMDGPU_TTM_LRU_SIZE];
Christian König1fdc0b72016-08-17 13:44:20 +020064 /* guard for log2_size array, don't add anything in between */
65 struct amdgpu_mman_lru guard;
Flora Cuic632d792016-08-02 11:32:41 +080066};
67
68int amdgpu_copy_buffer(struct amdgpu_ring *ring,
69 uint64_t src_offset,
70 uint64_t dst_offset,
71 uint32_t byte_count,
72 struct reservation_object *resv,
Chunming Zhoue24db982016-08-15 10:46:04 +080073 struct fence **fence, bool direct_submit);
Flora Cuic632d792016-08-02 11:32:41 +080074int amdgpu_fill_buffer(struct amdgpu_bo *bo,
75 uint32_t src_data,
76 struct reservation_object *resv,
77 struct fence **fence);
78
79int amdgpu_mmap(struct file *filp, struct vm_area_struct *vma);
80#endif