Blame - arch/m68knommu/Kconfig - kernel/msm-5.4

blob: 2e6fe63b7a0f6a15f69fb5bc93396673bdbfb486 [file] [log] [blame]

Greg Ungerer	36a248f	2006-06-26 10:33:10 +1000	[diff] [blame]	1	config M68K
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	2	bool
				3	default y
Sam Ravnborg	ec7748b	2008-02-09 10:46:40 +0100	[diff] [blame]	4	select HAVE_IDE
Thomas Gleixner	d8b1932	2011-01-19 20:34:21 +0100	[diff] [blame]	5	select HAVE_GENERIC_HARDIRQS
Thomas Gleixner	d3ff2c2	2011-02-06 23:39:14 +0000	[diff] [blame]	6	select GENERIC_HARDIRQS_NO_DEPRECATED
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	7
				8	config MMU
				9	bool
				10	default n
				11
Adrian Bunk	e0212e7	2008-10-29 12:15:47 +0200	[diff] [blame]	12	config NO_DMA
				13	bool
Greg Ungerer	ec40f95	2009-04-17 23:11:38 +1000	[diff] [blame]	14	depends on !COLDFIRE
Adrian Bunk	e0212e7	2008-10-29 12:15:47 +0200	[diff] [blame]	15	default y
				16
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	17	config FPU
				18	bool
				19	default n
				20
Christoph Lameter	66701b1	2007-02-10 01:43:09 -0800	[diff] [blame]	21	config ZONE_DMA
				22	bool
				23	default y
				24
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	25	config RWSEM_GENERIC_SPINLOCK
				26	bool
				27	default y
				28
				29	config RWSEM_XCHGADD_ALGORITHM
				30	bool
				31	default n
				32
David Howells	f0d1b0b	2006-12-08 02:37:49 -0800	[diff] [blame]	33	config ARCH_HAS_ILOG2_U32
				34	bool
				35	default n
				36
				37	config ARCH_HAS_ILOG2_U64
				38	bool
				39	default n
				40
Akinobu Mita	d2d7cdc	2006-03-26 01:39:29 -0800	[diff] [blame]	41	config GENERIC_FIND_NEXT_BIT
				42	bool
				43	default y
				44
sfking@fdwdc.com	af39bb8	2009-06-19 18:11:00 -0700	[diff] [blame]	45	config GENERIC_GPIO
				46	bool
				47	default n
				48
Akinobu Mita	d2d7cdc	2006-03-26 01:39:29 -0800	[diff] [blame]	49	config GENERIC_HWEIGHT
				50	bool
				51	default y
				52
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	53	config GENERIC_CALIBRATE_DELAY
				54	bool
				55	default y
				56
Sebastian Siewior	95469bd	2008-04-28 11:43:01 +0200	[diff] [blame]	57	config GENERIC_CMOS_UPDATE
				58	bool
				59	default y
				60
Ingo Molnar	06027bd	2006-02-14 13:53:15 -0800	[diff] [blame]	61	config TIME_LOW_RES
				62	bool
				63	default y
				64
Sebastian Siewior	2b9a698	2008-04-28 11:43:04 +0200	[diff] [blame]	65	config GENERIC_CLOCKEVENTS
				66	bool
				67	default n
				68
Al Viro	5ea8176	2007-02-11 15:41:31 +0000	[diff] [blame]	69	config NO_IOPORT
				70	def_bool y
				71
Greg Ungerer	1c83af5	2010-11-04 13:53:26 +1000	[diff] [blame]	72	config COLDFIRE_SW_A7
				73	bool
				74	default n
				75
Greg Ungerer	0ef6c9b	2010-11-09 15:31:08 +1000	[diff] [blame]	76	config HAVE_CACHE_SPLIT
				77	bool
				78
Greg Ungerer	4a5bae4	2010-11-09 16:00:17 +1000	[diff] [blame]	79	config HAVE_CACHE_CB
				80	bool
				81
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	82	config HAVE_MBAR
				83	bool
				84
				85	config HAVE_IPSBAR
				86	bool
				87
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	88	source "init/Kconfig"
				89
Matt Helsley	dc52ddc	2008-10-18 20:27:21 -0700	[diff] [blame]	90	source "kernel/Kconfig.freezer"
				91
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	92	menu "Processor type and features"
				93
				94	choice
				95	prompt "CPU"
				96	default M68EZ328
				97
				98	config M68328
				99	bool "MC68328"
				100	help
				101	Motorola 68328 processor support.
				102
				103	config M68EZ328
				104	bool "MC68EZ328"
				105	help
				106	Motorola 68EX328 processor support.
				107
				108	config M68VZ328
				109	bool "MC68VZ328"
				110	help
				111	Motorola 68VZ328 processor support.
				112
				113	config M68360
				114	bool "MC68360"
				115	help
				116	Motorola 68360 processor support.
				117
				118	config M5206
				119	bool "MCF5206"
Greg Ungerer	1c83af5	2010-11-04 13:53:26 +1000	[diff] [blame]	120	select COLDFIRE_SW_A7
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	121	select HAVE_MBAR
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	122	help
				123	Motorola ColdFire 5206 processor support.
				124
				125	config M5206e
				126	bool "MCF5206e"
Greg Ungerer	1c83af5	2010-11-04 13:53:26 +1000	[diff] [blame]	127	select COLDFIRE_SW_A7
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	128	select HAVE_MBAR
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	129	help
				130	Motorola ColdFire 5206e processor support.
				131
Greg Ungerer	4e51f674	2005-11-07 14:09:50 +1000	[diff] [blame]	132	config M520x
				133	bool "MCF520x"
Sebastian Siewior	2b9a698	2008-04-28 11:43:04 +0200	[diff] [blame]	134	select GENERIC_CLOCKEVENTS
Greg Ungerer	0ef6c9b	2010-11-09 15:31:08 +1000	[diff] [blame]	135	select HAVE_CACHE_SPLIT
Greg Ungerer	4e51f674	2005-11-07 14:09:50 +1000	[diff] [blame]	136	help
				137	Freescale Coldfire 5207/5208 processor support.
				138
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	139	config M523x
				140	bool "MCF523x"
Sebastian Siewior	2b9a698	2008-04-28 11:43:04 +0200	[diff] [blame]	141	select GENERIC_CLOCKEVENTS
Greg Ungerer	0ef6c9b	2010-11-09 15:31:08 +1000	[diff] [blame]	142	select HAVE_CACHE_SPLIT
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	143	select HAVE_IPSBAR
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	144	help
				145	Freescale Coldfire 5230/1/2/4/5 processor support
				146
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	147	config M5249
				148	bool "MCF5249"
Greg Ungerer	1c83af5	2010-11-04 13:53:26 +1000	[diff] [blame]	149	select COLDFIRE_SW_A7
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	150	select HAVE_MBAR
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	151	help
				152	Motorola ColdFire 5249 processor support.
				153
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	154	config M5271
				155	bool "MCF5271"
Greg Ungerer	0ef6c9b	2010-11-09 15:31:08 +1000	[diff] [blame]	156	select HAVE_CACHE_SPLIT
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	157	select HAVE_IPSBAR
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	158	help
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	159	Freescale (Motorola) ColdFire 5270/5271 processor support.
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	160
				161	config M5272
				162	bool "MCF5272"
Greg Ungerer	1c83af5	2010-11-04 13:53:26 +1000	[diff] [blame]	163	select COLDFIRE_SW_A7
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	164	select HAVE_MBAR
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	165	help
				166	Motorola ColdFire 5272 processor support.
				167
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	168	config M5275
				169	bool "MCF5275"
Greg Ungerer	0ef6c9b	2010-11-09 15:31:08 +1000	[diff] [blame]	170	select HAVE_CACHE_SPLIT
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	171	select HAVE_IPSBAR
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	172	help
				173	Freescale (Motorola) ColdFire 5274/5275 processor support.
				174
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	175	config M528x
				176	bool "MCF528x"
Sebastian Siewior	2b9a698	2008-04-28 11:43:04 +0200	[diff] [blame]	177	select GENERIC_CLOCKEVENTS
Greg Ungerer	0ef6c9b	2010-11-09 15:31:08 +1000	[diff] [blame]	178	select HAVE_CACHE_SPLIT
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	179	select HAVE_IPSBAR
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	180	help
				181	Motorola ColdFire 5280/5282 processor support.
				182
				183	config M5307
				184	bool "MCF5307"
Greg Ungerer	1c83af5	2010-11-04 13:53:26 +1000	[diff] [blame]	185	select COLDFIRE_SW_A7
Greg Ungerer	4a5bae4	2010-11-09 16:00:17 +1000	[diff] [blame]	186	select HAVE_CACHE_CB
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	187	select HAVE_MBAR
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	188	help
				189	Motorola ColdFire 5307 processor support.
				190
Greg Ungerer	5d36f8e	2006-06-26 10:45:45 +1000	[diff] [blame]	191	config M532x
				192	bool "MCF532x"
Greg Ungerer	4a5bae4	2010-11-09 16:00:17 +1000	[diff] [blame]	193	select HAVE_CACHE_CB
Greg Ungerer	5d36f8e	2006-06-26 10:45:45 +1000	[diff] [blame]	194	help
				195	Freescale (Motorola) ColdFire 532x processor support.
				196
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	197	config M5407
				198	bool "MCF5407"
Greg Ungerer	1c83af5	2010-11-04 13:53:26 +1000	[diff] [blame]	199	select COLDFIRE_SW_A7
Greg Ungerer	4a5bae4	2010-11-09 16:00:17 +1000	[diff] [blame]	200	select HAVE_CACHE_CB
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	201	select HAVE_MBAR
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	202	help
				203	Motorola ColdFire 5407 processor support.
				204
Greg Ungerer	9e29949	2010-11-02 12:13:34 +1000	[diff] [blame]	205	config M547x
				206	bool "MCF547x"
Greg Ungerer	4a5bae4	2010-11-09 16:00:17 +1000	[diff] [blame]	207	select HAVE_CACHE_CB
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	208	select HAVE_MBAR
Greg Ungerer	9e29949	2010-11-02 12:13:34 +1000	[diff] [blame]	209	help
				210	Freescale ColdFire 5470/5471/5472/5473/5474/5475 processor support.
				211
Philippe De Muyter	ea49f8ff	2010-09-20 13:11:11 +0200	[diff] [blame]	212	config M548x
				213	bool "MCF548x"
Greg Ungerer	4a5bae4	2010-11-09 16:00:17 +1000	[diff] [blame]	214	select HAVE_CACHE_CB
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	215	select HAVE_MBAR
Philippe De Muyter	ea49f8ff	2010-09-20 13:11:11 +0200	[diff] [blame]	216	help
				217	Freescale ColdFire 5480/5481/5482/5483/5484/5485 processor support.
				218
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	219	endchoice
				220
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	221	config M527x
				222	bool
				223	depends on (M5271 \|\| M5275)
Sebastian Siewior	2b9a698	2008-04-28 11:43:04 +0200	[diff] [blame]	224	select GENERIC_CLOCKEVENTS
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	225	default y
				226
Greg Ungerer	5b2e655	2010-11-02 12:05:29 +1000	[diff] [blame]	227	config M54xx
				228	bool
Greg Ungerer	9e29949	2010-11-02 12:13:34 +1000	[diff] [blame]	229	depends on (M548x \|\| M547x)
Greg Ungerer	5b2e655	2010-11-02 12:05:29 +1000	[diff] [blame]	230	default y
				231
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	232	config COLDFIRE
				233	bool
Greg Ungerer	5b2e655	2010-11-02 12:05:29 +1000	[diff] [blame]	234	depends on (M5206 \|\| M5206e \|\| M520x \|\| M523x \|\| M5249 \|\| M527x \|\| M5272 \|\| M528x \|\| M5307 \|\| M532x \|\| M5407 \|\| M54xx)
sfking@fdwdc.com	af39bb8	2009-06-19 18:11:00 -0700	[diff] [blame]	235	select GENERIC_GPIO
				236	select ARCH_REQUIRE_GPIOLIB
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	237	default y
				238
Greg Ungerer	e648cd2	2006-06-26 10:55:36 +1000	[diff] [blame]	239	config CLOCK_SET
				240	bool "Enable setting the CPU clock frequency"
				241	default n
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	242	help
Greg Ungerer	e648cd2	2006-06-26 10:55:36 +1000	[diff] [blame]	243	On some CPU's you do not need to know what the core CPU clock
				244	frequency is. On these you can disable clock setting. On some
				245	traditional 68K parts, and on all ColdFire parts you need to set
				246	the appropriate CPU clock frequency. On these devices many of the
				247	onboard peripherals derive their timing from the master CPU clock
				248	frequency.
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	249
Greg Ungerer	e648cd2	2006-06-26 10:55:36 +1000	[diff] [blame]	250	config CLOCK_FREQ
				251	int "Set the core clock frequency"
				252	default "66666666"
				253	depends on CLOCK_SET
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	254	help
Greg Ungerer	e648cd2	2006-06-26 10:55:36 +1000	[diff] [blame]	255	Define the CPU clock frequency in use. This is the core clock
				256	frequency, it may or may not be the same as the external clock
				257	crystal fitted to your board. Some processors have an internal
				258	PLL and can have their frequency programmed at run time, others
Matt LaPlante	44c0920	2006-10-03 22:34:14 +0200	[diff] [blame]	259	use internal dividers. In general the kernel won't setup a PLL
				260	if it is fitted (there are some exceptions). This value will be
Greg Ungerer	e648cd2	2006-06-26 10:55:36 +1000	[diff] [blame]	261	specific to the exact CPU that you are using.
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	262
Greg Ungerer	e648cd2	2006-06-26 10:55:36 +1000	[diff] [blame]	263	config CLOCK_DIV
				264	int "Set the core/bus clock divide ratio"
				265	default "1"
				266	depends on CLOCK_SET
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	267	help
Greg Ungerer	e648cd2	2006-06-26 10:55:36 +1000	[diff] [blame]	268	On many SoC style CPUs the master CPU clock is also used to drive
				269	on-chip peripherals. The clock that is distributed to these
				270	peripherals is sometimes a fixed ratio of the master clock
Greg Ungerer	6869e94	2006-12-04 16:40:58 +1000	[diff] [blame]	271	frequency. If so then set this to the divider ratio of the
Greg Ungerer	e648cd2	2006-06-26 10:55:36 +1000	[diff] [blame]	272	master clock to the peripheral clock. If not sure then select 1.
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	273
				274	config OLDMASK
				275	bool "Old mask 5307 (1H55J) silicon"
				276	depends on M5307
				277	help
				278	Build support for the older revision ColdFire 5307 silicon.
				279	Specifically this is the 1H55J mask revision.
				280
Greg Ungerer	0ef6c9b	2010-11-09 15:31:08 +1000	[diff] [blame]	281	if HAVE_CACHE_SPLIT
				282	choice
				283	prompt "Split Cache Configuration"
				284	default CACHE_I
				285
				286	config CACHE_I
				287	bool "Instruction"
				288	help
				289	Use all of the ColdFire CPU cache memory as an instruction cache.
				290
				291	config CACHE_D
				292	bool "Data"
				293	help
				294	Use all of the ColdFire CPU cache memory as a data cache.
				295
				296	config CACHE_BOTH
				297	bool "Both"
				298	help
				299	Split the ColdFire CPU cache, and use half as an instruction cache
				300	and half as a data cache.
				301	endchoice
Greg Ungerer	4a5bae4	2010-11-09 16:00:17 +1000	[diff] [blame]	302	endif
Greg Ungerer	0ef6c9b	2010-11-09 15:31:08 +1000	[diff] [blame]	303
Greg Ungerer	4a5bae4	2010-11-09 16:00:17 +1000	[diff] [blame]	304	if HAVE_CACHE_CB
				305	choice
				306	prompt "Data cache mode"
				307	default CACHE_WRITETHRU
				308
				309	config CACHE_WRITETHRU
				310	bool "Write-through"
				311	help
				312	The ColdFire CPU cache is set into Write-through mode.
				313
				314	config CACHE_COPYBACK
				315	bool "Copy-back"
				316	help
				317	The ColdFire CPU cache is set into Copy-back mode.
				318	endchoice
Greg Ungerer	0ef6c9b	2010-11-09 15:31:08 +1000	[diff] [blame]	319	endif
				320
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	321	comment "Platform"
				322
				323	config PILOT3
				324	bool "Pilot 1000/5000, PalmPilot Personal/Pro, or PalmIII support"
				325	depends on M68328
				326	help
				327	Support for the Palm Pilot 1000/5000, Personal/Pro and PalmIII.
				328
				329	config XCOPILOT_BUGS
Greg Ungerer	6869e94	2006-12-04 16:40:58 +1000	[diff] [blame]	330	bool "(X)Copilot support"
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	331	depends on PILOT3
				332	help
				333	Support the bugs of Xcopilot.
				334
David Wu	3699522	2007-07-25 22:07:20 +1000	[diff] [blame]	335	config UC5272
Philippe De Muyter	0a977ca	2010-11-11 23:57:56 +0100	[diff] [blame]	336	bool 'Arcturus Networks uC5272 dimm board support'
				337	depends on M5272
				338	help
				339	Support for the Arcturus Networks uC5272 dimm board.
David Wu	3699522	2007-07-25 22:07:20 +1000	[diff] [blame]	340
				341	config UC5282
Philippe De Muyter	0a977ca	2010-11-11 23:57:56 +0100	[diff] [blame]	342	bool "Arcturus Networks uC5282 board support"
				343	depends on M528x
				344	help
				345	Support for the Arcturus Networks uC5282 dimm board.
David Wu	3699522	2007-07-25 22:07:20 +1000	[diff] [blame]	346
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	347	config UCSIMM
				348	bool "uCsimm module support"
				349	depends on M68EZ328
				350	help
				351	Support for the Arcturus Networks uCsimm module.
				352
				353	config UCDIMM
				354	bool "uDsimm module support"
				355	depends on M68VZ328
				356	help
				357	Support for the Arcturus Networks uDsimm module.
				358
				359	config DRAGEN2
				360	bool "DragenEngine II board support"
				361	depends on M68VZ328
				362	help
				363	Support for the DragenEngine II board.
				364
				365	config DIRECT_IO_ACCESS
Greg Ungerer	6869e94	2006-12-04 16:40:58 +1000	[diff] [blame]	366	bool "Allow user to access IO directly"
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	367	depends on (UCSIMM \|\| UCDIMM \|\| DRAGEN2)
				368	help
				369	Disable the CPU internal registers protection in user mode,
Philippe De Muyter	0a977ca	2010-11-11 23:57:56 +0100	[diff] [blame]	370	to allow a user application to read/write them.
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	371
				372	config INIT_LCD
Greg Ungerer	6869e94	2006-12-04 16:40:58 +1000	[diff] [blame]	373	bool "Initialize LCD"
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	374	depends on (UCSIMM \|\| UCDIMM \|\| DRAGEN2)
				375	help
				376	Initialize the LCD controller of the 68x328 processor.
				377
				378	config MEMORY_RESERVE
Greg Ungerer	6869e94	2006-12-04 16:40:58 +1000	[diff] [blame]	379	int "Memory reservation (MiB)"
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	380	depends on (UCSIMM \|\| UCDIMM)
				381	help
				382	Reserve certain memory regions on 68x328 based boards.
				383
				384	config UCQUICC
				385	bool "Lineo uCquicc board support"
				386	depends on M68360
				387	help
				388	Support for the Lineo uCquicc board.
				389
				390	config ARN5206
				391	bool "Arnewsh 5206 board support"
				392	depends on M5206
				393	help
				394	Support for the Arnewsh 5206 board.
				395
				396	config M5206eC3
				397	bool "Motorola M5206eC3 board support"
				398	depends on M5206e
				399	help
				400	Support for the Motorola M5206eC3 board.
				401
				402	config ELITE
				403	bool "Motorola M5206eLITE board support"
				404	depends on M5206e
				405	help
				406	Support for the Motorola M5206eLITE board.
				407
Greg Ungerer	4e51f674	2005-11-07 14:09:50 +1000	[diff] [blame]	408	config M5208EVB
				409	bool "Freescale M5208EVB board support"
				410	depends on M520x
				411	help
				412	Support for the Freescale Coldfire M5208EVB.
				413
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	414	config M5235EVB
				415	bool "Freescale M5235EVB support"
				416	depends on M523x
				417	help
				418	Support for the Freescale M5235EVB board.
				419
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	420	config M5249C3
				421	bool "Motorola M5249C3 board support"
				422	depends on M5249
				423	help
				424	Support for the Motorola M5249C3 board.
				425
				426	config M5271EVB
				427	bool "Freescale (Motorola) M5271EVB board support"
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	428	depends on M5271
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	429	help
				430	Support for the Freescale (Motorola) M5271EVB board.
				431
				432	config M5275EVB
				433	bool "Freescale (Motorola) M5275EVB board support"
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	434	depends on M5275
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	435	help
				436	Support for the Freescale (Motorola) M5275EVB board.
				437
				438	config M5272C3
				439	bool "Motorola M5272C3 board support"
				440	depends on M5272
				441	help
				442	Support for the Motorola M5272C3 board.
				443
				444	config COBRA5272
				445	bool "senTec COBRA5272 board support"
				446	depends on M5272
				447	help
				448	Support for the senTec COBRA5272 board.
				449
Greg Ungerer	04860bd	2006-06-26 10:47:13 +1000	[diff] [blame]	450	config AVNET5282
				451	bool "Avnet 5282 board support"
				452	depends on M528x
				453	help
				454	Support for the Avnet 5282 board.
				455
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	456	config M5282EVB
				457	bool "Motorola M5282EVB board support"
				458	depends on M528x
				459	help
				460	Support for the Motorola M5282EVB board.
				461
				462	config COBRA5282
				463	bool "senTec COBRA5282 board support"
				464	depends on M528x
				465	help
				466	Support for the senTec COBRA5282 board.
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	467
				468	config SOM5282EM
				469	bool "EMAC.Inc SOM5282EM board support"
				470	depends on M528x
				471	help
				472	Support for the EMAC.Inc SOM5282EM module.
Greg Ungerer	906a262	2007-07-25 22:07:20 +1000	[diff] [blame]	473
				474	config WILDFIRE
				475	bool "Intec Automation Inc. WildFire board support"
				476	depends on M528x
				477	help
				478	Support for the Intec Automation Inc. WildFire.
				479
				480	config WILDFIREMOD
				481	bool "Intec Automation Inc. WildFire module support"
				482	depends on M528x
				483	help
				484	Support for the Intec Automation Inc. WildFire module.
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	485
				486	config ARN5307
				487	bool "Arnewsh 5307 board support"
				488	depends on M5307
				489	help
				490	Support for the Arnewsh 5307 board.
				491
				492	config M5307C3
				493	bool "Motorola M5307C3 board support"
				494	depends on M5307
				495	help
				496	Support for the Motorola M5307C3 board.
				497
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	498	config SECUREEDGEMP3
				499	bool "SnapGear SecureEdge/MP3 platform support"
				500	depends on M5307
				501	help
				502	Support for the SnapGear SecureEdge/MP3 platform.
				503
Greg Ungerer	5d36f8e	2006-06-26 10:45:45 +1000	[diff] [blame]	504	config M5329EVB
				505	bool "Freescale (Motorola) M5329EVB board support"
				506	depends on M532x
				507	help
				508	Support for the Freescale (Motorola) M5329EVB board.
				509
				510	config COBRA5329
				511	bool "senTec COBRA5329 board support"
				512	depends on M532x
				513	help
				514	Support for the senTec COBRA5329 board.
				515
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	516	config M5407C3
				517	bool "Motorola M5407C3 board support"
				518	depends on M5407
				519	help
				520	Support for the Motorola M5407C3 board.
				521
Greg Ungerer	7badfab	2011-03-06 23:20:19 +1000	[diff] [blame^]	522	config FIREBEE
				523	bool "FireBee board support"
				524	depends on M547x
				525	help
				526	Support for the FireBee ColdFire 5475 based board.
				527
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	528	config CLEOPATRA
				529	bool "Feith CLEOPATRA board support"
				530	depends on (M5307 \|\| M5407)
				531	help
				532	Support for the Feith Cleopatra boards.
				533
				534	config CANCam
				535	bool "Feith CANCam board support"
				536	depends on M5272
				537	help
				538	Support for the Feith CANCam board.
				539
				540	config SCALES
				541	bool "Feith SCALES board support"
				542	depends on M5272
				543	help
				544	Support for the Feith SCALES board.
				545
				546	config NETtel
				547	bool "SecureEdge/NETtel board support"
				548	depends on (M5206e \|\| M5272 \|\| M5307)
				549	help
				550	Support for the SnapGear NETtel/SecureEdge/SnapGear boards.
				551
				552	config SNAPGEAR
				553	bool "SnapGear router board support"
				554	depends on NETtel
				555	help
				556	Special additional support for SnapGear router boards.
				557
				558	config CPU16B
				559	bool "Sneha Technologies S.L. Sarasvati board support"
				560	depends on M5272
				561	help
				562	Support for the SNEHA CPU16B board.
				563
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	564	config MOD5272
				565	bool "Netburner MOD-5272 board support"
				566	depends on M5272
				567	help
				568	Support for the Netburner MOD-5272 board.
				569
Wilson Callan	c1057c6	2007-10-23 14:37:54 +1000	[diff] [blame]	570	config SAVANTrosie1
				571	bool "Savant Rosie1 board support"
				572	depends on M523x
				573	help
				574	Support for the Savant Rosie1 board.
				575
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	576	config ROMFS_FROM_ROM
Greg Ungerer	6869e94	2006-12-04 16:40:58 +1000	[diff] [blame]	577	bool "ROMFS image not RAM resident"
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	578	depends on (NETtel \|\| SNAPGEAR)
				579	help
				580	The ROMfs filesystem will stay resident in the FLASH/ROM, not be
				581	moved into RAM.
				582
				583	config PILOT
				584	bool
				585	default y
				586	depends on (PILOT3 \|\| PILOT5)
				587
				588	config ARNEWSH
				589	bool
				590	default y
				591	depends on (ARN5206 \|\| ARN5307)
				592
Greg Ungerer	4e51f674	2005-11-07 14:09:50 +1000	[diff] [blame]	593	config FREESCALE
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	594	bool
				595	default y
Greg Ungerer	5d36f8e	2006-06-26 10:45:45 +1000	[diff] [blame]	596	depends on (M5206eC3 \|\| M5208EVB \|\| M5235EVB \|\| M5249C3 \|\| M5271EVB \|\| M5272C3 \|\| M5275EVB \|\| M5282EVB \|\| M5307C3 \|\| M5329EVB \|\| M5407C3)
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	597
				598	config HW_FEITH
				599	bool
				600	default y
				601	depends on (CLEOPATRA \|\| CANCam \|\| SCALES)
				602
				603	config senTec
				604	bool
				605	default y
				606	depends on (COBRA5272 \|\| COBRA5282)
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	607
				608	config EMAC_INC
				609	bool
				610	default y
				611	depends on (SOM5282EM)
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	612
				613	config SNEHA
Philippe De Muyter	0a977ca	2010-11-11 23:57:56 +0100	[diff] [blame]	614	bool
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	615	default y
				616	depends on CPU16B
Wilson Callan	c1057c6	2007-10-23 14:37:54 +1000	[diff] [blame]	617
				618	config SAVANT
				619	bool
				620	default y
				621	depends on SAVANTrosie1
				622
Greg Ungerer	04860bd	2006-06-26 10:47:13 +1000	[diff] [blame]	623	config AVNET
				624	bool
				625	default y
				626	depends on (AVNET5282)
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	627
Lennart Sorensen	588baea	2009-09-18 13:49:36 -0400	[diff] [blame]	628	config UBOOT
				629	bool "Support for U-Boot command line parameters"
				630	help
				631	If you say Y here kernel will try to collect command
				632	line parameters from the initial u-boot stack.
				633	default n
				634
Greg Ungerer	5c4dbba	2005-09-02 10:42:52 +1000	[diff] [blame]	635	config 4KSTACKS
				636	bool "Use 4Kb for kernel stacks instead of 8Kb"
				637	default y
				638	help
				639	If you say Y here the kernel will use a 4Kb stacksize for the
				640	kernel stack attached to each process/thread. This facilitates
				641	running more threads on a system and also reduces the pressure
				642	on the VM subsystem for higher order allocations.
				643
H. Peter Anvin	bdc8078	2008-02-08 04:21:26 -0800	[diff] [blame]	644	config HZ
				645	int
				646	default 1000 if CLEOPATRA
				647	default 100
				648
Greg Ungerer	63e413d	2006-06-26 16:32:59 +1000	[diff] [blame]	649	comment "RAM configuration"
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	650
Greg Ungerer	63e413d	2006-06-26 16:32:59 +1000	[diff] [blame]	651	config RAMBASE
				652	hex "Address of the base of RAM"
				653	default "0"
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	654	help
Greg Ungerer	63e413d	2006-06-26 16:32:59 +1000	[diff] [blame]	655	Define the address that RAM starts at. On many platforms this is
				656	0, the base of the address space. And this is the default. Some
				657	platforms choose to setup their RAM at other addresses within the
				658	processor address space.
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	659
Greg Ungerer	63e413d	2006-06-26 16:32:59 +1000	[diff] [blame]	660	config RAMSIZE
Philippe De Muyter	73a9983	2010-05-19 13:30:49 +0200	[diff] [blame]	661	hex "Size of RAM (in bytes), or 0 for automatic"
Greg Ungerer	63e413d	2006-06-26 16:32:59 +1000	[diff] [blame]	662	default "0x400000"
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	663	help
Greg Ungerer	63e413d	2006-06-26 16:32:59 +1000	[diff] [blame]	664	Define the size of the system RAM. If you select 0 then the
				665	kernel will try to probe the RAM size at runtime. This is not
				666	supported on all CPU types.
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	667
Greg Ungerer	63e413d	2006-06-26 16:32:59 +1000	[diff] [blame]	668	config VECTORBASE
				669	hex "Address of the base of system vectors"
				670	default "0"
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	671	help
Matt LaPlante	4b3f686	2006-10-03 22:21:02 +0200	[diff] [blame]	672	Define the address of the system vectors. Commonly this is
Greg Ungerer	63e413d	2006-06-26 16:32:59 +1000	[diff] [blame]	673	put at the start of RAM, but it doesn't have to be. On ColdFire
				674	platforms this address is programmed into the VBR register, thus
				675	actually setting the address to use.
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	676
Greg Ungerer	d4852a3	2011-03-06 21:53:28 +1000	[diff] [blame]	677	config MBAR
				678	hex "Address of the MBAR (internal peripherals)"
				679	default "0x10000000"
				680	depends on HAVE_MBAR
				681	help
				682	Define the address of the internal system peripherals. This value
				683	is set in the processors MBAR register. This is generally setup by
				684	the boot loader, and will not be written by the kernel. By far most
				685	ColdFire boards use the default 0x10000000 value, so if unsure then
				686	use this.
				687
				688	config IPSBAR
				689	hex "Address of the IPSBAR (internal peripherals)"
				690	default "0x40000000"
				691	depends on HAVE_IPSBAR
				692	help
				693	Define the address of the internal system peripherals. This value
				694	is set in the processors IPSBAR register. This is generally setup by
				695	the boot loader, and will not be written by the kernel. By far most
				696	ColdFire boards use the default 0x40000000 value, so if unsure then
				697	use this.
				698
Greg Ungerer	63e413d	2006-06-26 16:32:59 +1000	[diff] [blame]	699	config KERNELBASE
				700	hex "Address of the base of kernel code"
				701	default "0x400"
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	702	help
Greg Ungerer	63e413d	2006-06-26 16:32:59 +1000	[diff] [blame]	703	Typically on m68k systems the kernel will not start at the base
				704	of RAM, but usually some small offset from it. Define the start
				705	address of the kernel here. The most common setup will have the
				706	processor vectors at the base of RAM and then the start of the
				707	kernel. On some platforms some RAM is reserved for boot loaders
				708	and the kernel starts after that. The 0x400 default was based on
				709	a system with the RAM based at address 0, and leaving enough room
				710	for the theoretical maximum number of 256 vectors.
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	711
				712	choice
				713	prompt "RAM bus width"
				714	default RAMAUTOBIT
				715
				716	config RAMAUTOBIT
				717	bool "AUTO"
Greg Ungerer	63e413d	2006-06-26 16:32:59 +1000	[diff] [blame]	718	help
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	719	Select the physical RAM data bus size. Not needed on most platforms,
				720	so you can generally choose AUTO.
				721
				722	config RAM8BIT
				723	bool "8bit"
				724	help
				725	Configure RAM bus to be 8 bits wide.
				726
				727	config RAM16BIT
				728	bool "16bit"
				729	help
				730	Configure RAM bus to be 16 bits wide.
				731
				732	config RAM32BIT
				733	bool "32bit"
				734	help
				735	Configure RAM bus to be 32 bits wide.
				736
				737	endchoice
				738
Greg Ungerer	c750a01	2006-06-28 16:39:19 +1000	[diff] [blame]	739	comment "ROM configuration"
				740
				741	config ROM
				742	bool "Specify ROM linker regions"
				743	default n
				744	help
				745	Define a ROM region for the linker script. This creates a kernel
				746	that can be stored in flash, with possibly the text, and data
				747	regions being copied out to RAM at startup.
				748
				749	config ROMBASE
				750	hex "Address of the base of ROM device"
				751	default "0"
				752	depends on ROM
				753	help
				754	Define the address that the ROM region starts at. Some platforms
				755	use this to set their chip select region accordingly for the boot
				756	device.
				757
				758	config ROMVEC
				759	hex "Address of the base of the ROM vectors"
				760	default "0"
				761	depends on ROM
				762	help
				763	This is almost always the same as the base of the ROM. Since on all
Matt LaPlante	3cb2fcc	2006-11-30 05:22:59 +0100	[diff] [blame]	764	68000 type variants the vectors are at the base of the boot device
Greg Ungerer	c750a01	2006-06-28 16:39:19 +1000	[diff] [blame]	765	on system startup.
				766
				767	config ROMVECSIZE
				768	hex "Size of ROM vector region (in bytes)"
				769	default "0x400"
				770	depends on ROM
				771	help
				772	Define the size of the vector region in ROM. For most 68000
Matt LaPlante	3cb2fcc	2006-11-30 05:22:59 +0100	[diff] [blame]	773	variants this would be 0x400 bytes in size. Set to 0 if you do
Greg Ungerer	c750a01	2006-06-28 16:39:19 +1000	[diff] [blame]	774	not want a vector region at the start of the ROM.
				775
				776	config ROMSTART
				777	hex "Address of the base of system image in ROM"
				778	default "0x400"
				779	depends on ROM
				780	help
				781	Define the start address of the system image in ROM. Commonly this
				782	is strait after the ROM vectors.
				783
				784	config ROMSIZE
				785	hex "Size of the ROM device"
				786	default "0x100000"
				787	depends on ROM
				788	help
				789	Size of the ROM device. On some platforms this is used to setup
				790	the chip select that controls the boot ROM device.
				791
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	792	choice
				793	prompt "Kernel executes from"
				794	---help---
				795	Choose the memory type that the kernel will be running in.
				796
				797	config RAMKERNEL
				798	bool "RAM"
				799	help
				800	The kernel will be resident in RAM when running.
				801
				802	config ROMKERNEL
				803	bool "ROM"
				804	help
Greg Ungerer	63e413d	2006-06-26 16:32:59 +1000	[diff] [blame]	805	The kernel will be resident in FLASH/ROM when running. This is
				806	often referred to as Execute-in-Place (XIP), since the kernel
				807	code executes from the position it is stored in the FLASH/ROM.
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	808
				809	endchoice
				810
Sebastian Siewior	78f508a	2008-05-12 14:02:05 -0700	[diff] [blame]	811	if COLDFIRE
				812	source "kernel/Kconfig.preempt"
				813	endif
Sebastian Siewior	2b9a698	2008-04-28 11:43:04 +0200	[diff] [blame]	814
				815	source "kernel/time/Kconfig"
				816
Dave Hansen	3f22ab2	2005-06-23 00:07:43 -0700	[diff] [blame]	817	source "mm/Kconfig"
				818
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	819	endmenu
				820
Al Viro	5cae841	2005-05-04 05:39:22 +0100	[diff] [blame]	821	config ISA_DMA_API
				822	bool
				823	depends on !M5272
				824	default y
				825
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	826	source "drivers/pcmcia/Kconfig"
				827
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	828	menu "Executable file formats"
				829
				830	source "fs/Kconfig.binfmt"
				831
				832	endmenu
				833
				834	menu "Power management options"
				835
				836	config PM
				837	bool "Power Management support"
				838	help
				839	Support processor power management modes
				840
				841	endmenu
				842
Sam Ravnborg	d5950b4	2005-07-11 21:03:49 -0700	[diff] [blame]	843	source "net/Kconfig"
				844
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	845	source "drivers/Kconfig"
				846
				847	source "fs/Kconfig"
				848
Linus Torvalds	1da177e	2005-04-16 15:20:36 -0700	[diff] [blame]	849	source "arch/m68knommu/Kconfig.debug"
				850
				851	source "security/Kconfig"
				852
				853	source "crypto/Kconfig"
				854
				855	source "lib/Kconfig"