Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-5.4 / 7f2ab69913135f0377a1dfc1da5695b64107d3ca / . / drivers / gpu / drm / i915 / intel_ringbuffer.h
blob: 1668cd9ac87606ea84283f6a85c8688079f62677 [file] [log] [blame]
Zou Nan hai8187a2b2010-05-21 09:08:55 +0800[diff] [blame]1#ifndef _INTEL_RINGBUFFER_H_
2#define _INTEL_RINGBUFFER_H_
3
4struct intel_hw_status_page {
5 void *page_addr;
6 unsigned int gfx_addr;
7 struct drm_gem_object *obj;
8};
9
Daniel Vetter870e86d2010-08-02 16:29:44 +0200[diff] [blame]10#define I915_READ_TAIL(ring) I915_READ(RING_TAIL(ring->mmio_base))
11#define I915_WRITE_TAIL(ring, val) I915_WRITE(RING_TAIL(ring->mmio_base), val)
Daniel Vetter6c0e1c52010-08-02 16:33:33 +0200[diff] [blame]12#define I915_READ_START(ring) I915_READ(RING_START(ring->mmio_base))
13#define I915_WRITE_START(ring, val) I915_WRITE(RING_START(ring->mmio_base), val)
Daniel Vetter570ef602010-08-02 17:06:23 +0200[diff] [blame]14#define I915_READ_HEAD(ring) I915_READ(RING_HEAD(ring->mmio_base))
15#define I915_WRITE_HEAD(ring, val) I915_WRITE(RING_HEAD(ring->mmio_base), val)
Daniel Vetter7f2ab692010-08-02 17:06:59 +0200[diff] [blame^]16#define I915_READ_CTL(ring) I915_READ(RING_CTL(ring->mmio_base))
17#define I915_WRITE_CTL(ring, val) I915_WRITE(RING_CTL(ring->mmio_base), val)
Daniel Vetter870e86d2010-08-02 16:29:44 +0200[diff] [blame]18
Zou Nan hai8187a2b2010-05-21 09:08:55 +0800[diff] [blame]19struct drm_i915_gem_execbuffer2;
20struct intel_ring_buffer {
21 const char *name;
Chris Wilson92204342010-09-18 11:02:01 +0100[diff] [blame]22 enum intel_ring_id {
23 RING_RENDER = 0x1,
24 RING_BSD = 0x2,
25 } id;
Daniel Vetter333e9fe2010-08-02 16:24:01 +0200[diff] [blame]26 u32 mmio_base;
Zou Nan hai8187a2b2010-05-21 09:08:55 +0800[diff] [blame]27 unsigned long size;
28 unsigned int alignment;
29 void *virtual_start;
30 struct drm_device *dev;
31 struct drm_gem_object *gem_object;
32
33 unsigned int head;
34 unsigned int tail;
35 unsigned int space;
Zou Nan hai8187a2b2010-05-21 09:08:55 +0800[diff] [blame]36 struct intel_hw_status_page status_page;
37
38 u32 irq_gem_seqno; /* last seq seem at irq time */
39 u32 waiting_gem_seqno;
40 int user_irq_refcount;
41 void (*user_irq_get)(struct drm_device *dev,
42 struct intel_ring_buffer *ring);
43 void (*user_irq_put)(struct drm_device *dev,
44 struct intel_ring_buffer *ring);
45 void (*setup_status_page)(struct drm_device *dev,
46 struct intel_ring_buffer *ring);
47
48 int (*init)(struct drm_device *dev,
49 struct intel_ring_buffer *ring);
50
Xiang, Haihaod46eefa2010-09-16 10:43:12 +0800[diff] [blame]51 void (*set_tail)(struct drm_device *dev,
Daniel Vetter870e86d2010-08-02 16:29:44 +0200[diff] [blame]52 struct intel_ring_buffer *ring,
53 u32 value);
Zou Nan hai8187a2b2010-05-21 09:08:55 +0800[diff] [blame]54 unsigned int (*get_active_head)(struct drm_device *dev,
55 struct intel_ring_buffer *ring);
Zou Nan hai8187a2b2010-05-21 09:08:55 +0800[diff] [blame]56 void (*flush)(struct drm_device *dev,
57 struct intel_ring_buffer *ring,
58 u32 invalidate_domains,
59 u32 flush_domains);
60 u32 (*add_request)(struct drm_device *dev,
61 struct intel_ring_buffer *ring,
62 struct drm_file *file_priv,
63 u32 flush_domains);
64 u32 (*get_gem_seqno)(struct drm_device *dev,
65 struct intel_ring_buffer *ring);
66 int (*dispatch_gem_execbuffer)(struct drm_device *dev,
67 struct intel_ring_buffer *ring,
68 struct drm_i915_gem_execbuffer2 *exec,
69 struct drm_clip_rect *cliprects,
70 uint64_t exec_offset);
71
72 /**
73 * List of objects currently involved in rendering from the
74 * ringbuffer.
75 *
76 * Includes buffers having the contents of their GPU caches
77 * flushed, not necessarily primitives. last_rendering_seqno
78 * represents when the rendering involved will be completed.
79 *
80 * A reference is held on the buffer while on this list.
81 */
82 struct list_head active_list;
83
84 /**
85 * List of breadcrumbs associated with GPU requests currently
86 * outstanding.
87 */
88 struct list_head request_list;
89
Daniel Vettera6910432010-02-02 17:08:37 +0100[diff] [blame]90 /**
91 * Do we have some not yet emitted requests outstanding?
92 */
93 bool outstanding_lazy_request;
94
Zou Nan hai8187a2b2010-05-21 09:08:55 +0800[diff] [blame]95 wait_queue_head_t irq_queue;
96 drm_local_map_t map;
97};
98
99static inline u32
100intel_read_status_page(struct intel_ring_buffer *ring,
101 int reg)
102{
103 u32 *regs = ring->status_page.page_addr;
104 return regs[reg];
105}
106
107int intel_init_ring_buffer(struct drm_device *dev,
108 struct intel_ring_buffer *ring);
109void intel_cleanup_ring_buffer(struct drm_device *dev,
110 struct intel_ring_buffer *ring);
111int intel_wait_ring_buffer(struct drm_device *dev,
112 struct intel_ring_buffer *ring, int n);
113int intel_wrap_ring_buffer(struct drm_device *dev,
114 struct intel_ring_buffer *ring);
115void intel_ring_begin(struct drm_device *dev,
116 struct intel_ring_buffer *ring, int n);
Chris Wilsone898cd22010-08-04 15:18:14 +0100[diff] [blame]117
118static inline void intel_ring_emit(struct drm_device *dev,
119 struct intel_ring_buffer *ring,
120 unsigned int data)
121{
122 unsigned int *virt = ring->virtual_start + ring->tail;
123 *virt = data;
124 ring->tail += 4;
125}
126
Zou Nan hai8187a2b2010-05-21 09:08:55 +0800[diff] [blame]127void intel_fill_struct(struct drm_device *dev,
128 struct intel_ring_buffer *ring,
129 void *data,
130 unsigned int len);
131void intel_ring_advance(struct drm_device *dev,
132 struct intel_ring_buffer *ring);
133
134u32 intel_ring_get_seqno(struct drm_device *dev,
135 struct intel_ring_buffer *ring);
136
Xiang, Haihao5c1143b2010-09-16 10:43:11 +0800[diff] [blame]137int intel_init_render_ring_buffer(struct drm_device *dev);
138int intel_init_bsd_ring_buffer(struct drm_device *dev);
Zou Nan hai8187a2b2010-05-21 09:08:55 +0800[diff] [blame]139
140#endif /* _INTEL_RINGBUFFER_H_ */