blob: fbca43cf77edd8271627f4bf8c535df4637addbe [file] [log] [blame]
Catalin Marinas8ad68bb2005-10-31 14:25:02 +00001/*
2 * linux/arch/arm/mach-realview/realview_eb.c
3 *
4 * Copyright (C) 2004 ARM Limited
5 * Copyright (C) 2000 Deep Blue Solutions Ltd
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License as published by
9 * the Free Software Foundation; either version 2 of the License, or
10 * (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
20 */
21
Catalin Marinas8ad68bb2005-10-31 14:25:02 +000022#include <linux/init.h>
Russell King1be72282005-10-31 16:57:06 +000023#include <linux/platform_device.h>
Kay Sieversedbaa602011-12-21 16:26:03 -080024#include <linux/device.h>
Russell Kinga62c80e2006-01-07 13:52:45 +000025#include <linux/amba/bus.h>
Russell Kingeb7fffa2009-07-05 22:41:31 +010026#include <linux/amba/pl061.h>
Linus Walleij6ef297f2009-09-22 14:29:36 +010027#include <linux/amba/mmci.h>
Linus Walleijd6ada862010-07-14 23:58:38 +010028#include <linux/amba/pl022.h>
Russell Kingfced80c2008-09-06 12:10:45 +010029#include <linux/io.h>
Catalin Marinas8ad68bb2005-10-31 14:25:02 +000030
Russell Kinga09e64f2008-08-05 16:14:15 +010031#include <mach/hardware.h>
Catalin Marinas8ad68bb2005-10-31 14:25:02 +000032#include <asm/irq.h>
33#include <asm/leds.h>
34#include <asm/mach-types.h>
Will Deaconf417cba2010-04-15 10:16:26 +010035#include <asm/pmu.h>
Catalin Marinascc9897d2010-06-21 15:12:40 +010036#include <asm/pgtable.h>
Catalin Marinas8ad68bb2005-10-31 14:25:02 +000037#include <asm/hardware/gic.h>
Catalin Marinas7770bdd2007-02-05 14:48:24 +010038#include <asm/hardware/cache-l2x0.h>
Russell Kingf32f4ce2009-05-16 12:14:21 +010039#include <asm/localtimer.h>
Catalin Marinas8ad68bb2005-10-31 14:25:02 +000040
41#include <asm/mach/arch.h>
42#include <asm/mach/map.h>
Catalin Marinas8cc4c542008-02-04 17:43:02 +010043#include <asm/mach/time.h>
Catalin Marinas8ad68bb2005-10-31 14:25:02 +000044
Russell Kinga09e64f2008-08-05 16:14:15 +010045#include <mach/board-eb.h>
46#include <mach/irqs.h>
Catalin Marinas8ad68bb2005-10-31 14:25:02 +000047
48#include "core.h"
Catalin Marinas8ad68bb2005-10-31 14:25:02 +000049
50static struct map_desc realview_eb_io_desc[] __initdata = {
Russell King1ffedce2005-11-02 14:14:37 +000051 {
52 .virtual = IO_ADDRESS(REALVIEW_SYS_BASE),
53 .pfn = __phys_to_pfn(REALVIEW_SYS_BASE),
54 .length = SZ_4K,
55 .type = MT_DEVICE,
56 }, {
Catalin Marinas073b6ff2008-04-18 22:43:09 +010057 .virtual = IO_ADDRESS(REALVIEW_EB_GIC_CPU_BASE),
58 .pfn = __phys_to_pfn(REALVIEW_EB_GIC_CPU_BASE),
Russell King1ffedce2005-11-02 14:14:37 +000059 .length = SZ_4K,
60 .type = MT_DEVICE,
61 }, {
Catalin Marinas073b6ff2008-04-18 22:43:09 +010062 .virtual = IO_ADDRESS(REALVIEW_EB_GIC_DIST_BASE),
63 .pfn = __phys_to_pfn(REALVIEW_EB_GIC_DIST_BASE),
Russell King1ffedce2005-11-02 14:14:37 +000064 .length = SZ_4K,
65 .type = MT_DEVICE,
66 }, {
67 .virtual = IO_ADDRESS(REALVIEW_SCTL_BASE),
68 .pfn = __phys_to_pfn(REALVIEW_SCTL_BASE),
69 .length = SZ_4K,
70 .type = MT_DEVICE,
71 }, {
Catalin Marinas80192732008-04-18 22:43:11 +010072 .virtual = IO_ADDRESS(REALVIEW_EB_TIMER0_1_BASE),
73 .pfn = __phys_to_pfn(REALVIEW_EB_TIMER0_1_BASE),
Russell King1ffedce2005-11-02 14:14:37 +000074 .length = SZ_4K,
75 .type = MT_DEVICE,
76 }, {
Catalin Marinas80192732008-04-18 22:43:11 +010077 .virtual = IO_ADDRESS(REALVIEW_EB_TIMER2_3_BASE),
78 .pfn = __phys_to_pfn(REALVIEW_EB_TIMER2_3_BASE),
Russell King1ffedce2005-11-02 14:14:37 +000079 .length = SZ_4K,
80 .type = MT_DEVICE,
81 },
Catalin Marinas8ad68bb2005-10-31 14:25:02 +000082#ifdef CONFIG_DEBUG_LL
Russell King1ffedce2005-11-02 14:14:37 +000083 {
Catalin Marinas9a386f02008-04-18 22:43:11 +010084 .virtual = IO_ADDRESS(REALVIEW_EB_UART0_BASE),
85 .pfn = __phys_to_pfn(REALVIEW_EB_UART0_BASE),
Russell King1ffedce2005-11-02 14:14:37 +000086 .length = SZ_4K,
87 .type = MT_DEVICE,
88 }
Catalin Marinas8ad68bb2005-10-31 14:25:02 +000089#endif
90};
91
Catalin Marinas7dd19e72008-02-04 17:39:00 +010092static struct map_desc realview_eb11mp_io_desc[] __initdata = {
93 {
Rob Herring3e28c802011-09-29 19:46:18 -050094 .virtual = IO_ADDRESS(REALVIEW_EB11MP_SCU_BASE),
95 .pfn = __phys_to_pfn(REALVIEW_EB11MP_SCU_BASE),
Catalin Marinas7dd19e72008-02-04 17:39:00 +010096 .length = SZ_4K,
97 .type = MT_DEVICE,
98 }, {
99 .virtual = IO_ADDRESS(REALVIEW_EB11MP_GIC_DIST_BASE),
100 .pfn = __phys_to_pfn(REALVIEW_EB11MP_GIC_DIST_BASE),
101 .length = SZ_4K,
102 .type = MT_DEVICE,
103 }, {
104 .virtual = IO_ADDRESS(REALVIEW_EB11MP_L220_BASE),
105 .pfn = __phys_to_pfn(REALVIEW_EB11MP_L220_BASE),
106 .length = SZ_8K,
107 .type = MT_DEVICE,
108 }
109};
110
Catalin Marinas8ad68bb2005-10-31 14:25:02 +0000111static void __init realview_eb_map_io(void)
112{
113 iotable_init(realview_eb_io_desc, ARRAY_SIZE(realview_eb_io_desc));
Jon Callan4c3ea372008-12-01 14:54:56 +0000114 if (core_tile_eb11mp() || core_tile_a9mp())
Catalin Marinas7dd19e72008-02-04 17:39:00 +0100115 iotable_init(realview_eb11mp_io_desc, ARRAY_SIZE(realview_eb11mp_io_desc));
Catalin Marinas8ad68bb2005-10-31 14:25:02 +0000116}
117
Russell Kingeb7fffa2009-07-05 22:41:31 +0100118static struct pl061_platform_data gpio0_plat_data = {
119 .gpio_base = 0,
Russell Kingeb7fffa2009-07-05 22:41:31 +0100120};
121
122static struct pl061_platform_data gpio1_plat_data = {
123 .gpio_base = 8,
Russell Kingeb7fffa2009-07-05 22:41:31 +0100124};
125
126static struct pl061_platform_data gpio2_plat_data = {
127 .gpio_base = 16,
Russell Kingeb7fffa2009-07-05 22:41:31 +0100128};
129
Linus Walleijd6ada862010-07-14 23:58:38 +0100130static struct pl022_ssp_controller ssp0_plat_data = {
131 .bus_id = 0,
132 .enable_dma = 0,
133 .num_chipselect = 1,
134};
135
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100136/*
137 * RealView EB AMBA devices
138 */
139
140/*
141 * These devices are connected via the core APB bridge
142 */
Russell King0dada612011-12-18 11:40:46 +0000143#define GPIO2_IRQ { IRQ_EB_GPIO2 }
144#define GPIO3_IRQ { IRQ_EB_GPIO3 }
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100145
Russell King0dada612011-12-18 11:40:46 +0000146#define AACI_IRQ { IRQ_EB_AACI }
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100147#define MMCI0_IRQ { IRQ_EB_MMCI0A, IRQ_EB_MMCI0B }
Russell King0dada612011-12-18 11:40:46 +0000148#define KMI0_IRQ { IRQ_EB_KMI0 }
149#define KMI1_IRQ { IRQ_EB_KMI1 }
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100150
151/*
152 * These devices are connected directly to the multi-layer AHB switch
153 */
Russell King0dada612011-12-18 11:40:46 +0000154#define EB_SMC_IRQ { }
155#define MPMC_IRQ { }
156#define EB_CLCD_IRQ { IRQ_EB_CLCD }
157#define DMAC_IRQ { IRQ_EB_DMA }
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100158
159/*
160 * These devices are connected via the core APB bridge
161 */
Russell King0dada612011-12-18 11:40:46 +0000162#define SCTL_IRQ { }
163#define EB_WATCHDOG_IRQ { IRQ_EB_WDOG }
164#define EB_GPIO0_IRQ { IRQ_EB_GPIO0 }
165#define GPIO1_IRQ { IRQ_EB_GPIO1 }
166#define EB_RTC_IRQ { IRQ_EB_RTC }
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100167
168/*
169 * These devices are connected via the DMA APB bridge
170 */
Russell King0dada612011-12-18 11:40:46 +0000171#define SCI_IRQ { IRQ_EB_SCI }
172#define EB_UART0_IRQ { IRQ_EB_UART0 }
173#define EB_UART1_IRQ { IRQ_EB_UART1 }
174#define EB_UART2_IRQ { IRQ_EB_UART2 }
175#define EB_UART3_IRQ { IRQ_EB_UART3 }
176#define EB_SSP_IRQ { IRQ_EB_SSP }
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100177
Catalin Marinas8ad68bb2005-10-31 14:25:02 +0000178/* FPGA Primecells */
Russell King91993402011-12-18 13:38:49 +0000179APB_DEVICE(aaci, "fpga:aaci", AACI, NULL);
180APB_DEVICE(mmc0, "fpga:mmc0", MMCI0, &realview_mmc0_plat_data);
181APB_DEVICE(kmi0, "fpga:kmi0", KMI0, NULL);
182APB_DEVICE(kmi1, "fpga:kmi1", KMI1, NULL);
183APB_DEVICE(uart3, "fpga:uart3", EB_UART3, NULL);
Catalin Marinas8ad68bb2005-10-31 14:25:02 +0000184
185/* DevChip Primecells */
Russell King91993402011-12-18 13:38:49 +0000186AHB_DEVICE(smc, "dev:smc", EB_SMC, NULL);
187AHB_DEVICE(clcd, "dev:clcd", EB_CLCD, &clcd_plat_data);
188AHB_DEVICE(dmac, "dev:dmac", DMAC, NULL);
189AHB_DEVICE(sctl, "dev:sctl", SCTL, NULL);
190APB_DEVICE(wdog, "dev:wdog", EB_WATCHDOG, NULL);
191APB_DEVICE(gpio0, "dev:gpio0", EB_GPIO0, &gpio0_plat_data);
192APB_DEVICE(gpio1, "dev:gpio1", GPIO1, &gpio1_plat_data);
193APB_DEVICE(gpio2, "dev:gpio2", GPIO2, &gpio2_plat_data);
194APB_DEVICE(rtc, "dev:rtc", EB_RTC, NULL);
195APB_DEVICE(sci0, "dev:sci0", SCI, NULL);
196APB_DEVICE(uart0, "dev:uart0", EB_UART0, NULL);
197APB_DEVICE(uart1, "dev:uart1", EB_UART1, NULL);
198APB_DEVICE(uart2, "dev:uart2", EB_UART2, NULL);
199APB_DEVICE(ssp0, "dev:ssp0", EB_SSP, &ssp0_plat_data);
Catalin Marinas8ad68bb2005-10-31 14:25:02 +0000200
201static struct amba_device *amba_devs[] __initdata = {
202 &dmac_device,
203 &uart0_device,
204 &uart1_device,
205 &uart2_device,
206 &uart3_device,
207 &smc_device,
208 &clcd_device,
209 &sctl_device,
210 &wdog_device,
211 &gpio0_device,
212 &gpio1_device,
213 &gpio2_device,
214 &rtc_device,
215 &sci0_device,
216 &ssp0_device,
217 &aaci_device,
218 &mmc0_device,
219 &kmi0_device,
220 &kmi1_device,
221};
222
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100223/*
224 * RealView EB platform devices
225 */
Catalin Marinasa44ddfd2008-04-18 22:43:10 +0100226static struct resource realview_eb_flash_resource = {
227 .start = REALVIEW_EB_FLASH_BASE,
228 .end = REALVIEW_EB_FLASH_BASE + REALVIEW_EB_FLASH_SIZE - 1,
229 .flags = IORESOURCE_MEM,
230};
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100231
Catalin Marinasbe4f3c82008-04-18 22:43:09 +0100232static struct resource realview_eb_eth_resources[] = {
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100233 [0] = {
Catalin Marinas393538e2008-04-18 22:43:11 +0100234 .start = REALVIEW_EB_ETH_BASE,
235 .end = REALVIEW_EB_ETH_BASE + SZ_64K - 1,
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100236 .flags = IORESOURCE_MEM,
237 },
238 [1] = {
239 .start = IRQ_EB_ETH,
240 .end = IRQ_EB_ETH,
241 .flags = IORESOURCE_IRQ,
242 },
243};
244
Catalin Marinasbe4f3c82008-04-18 22:43:09 +0100245/*
246 * Detect and register the correct Ethernet device. RealView/EB rev D
247 * platforms use the newer SMSC LAN9118 Ethernet chip
248 */
249static int eth_device_register(void)
250{
Catalin Marinas393538e2008-04-18 22:43:11 +0100251 void __iomem *eth_addr = ioremap(REALVIEW_EB_ETH_BASE, SZ_4K);
Catalin Marinas0a381332008-12-01 14:54:58 +0000252 const char *name = NULL;
Catalin Marinasbe4f3c82008-04-18 22:43:09 +0100253 u32 idrev;
254
255 if (!eth_addr)
256 return -ENOMEM;
257
258 idrev = readl(eth_addr + 0x50);
Catalin Marinas0a381332008-12-01 14:54:58 +0000259 if ((idrev & 0xFFFF0000) != 0x01180000)
260 /* SMSC LAN9118 not present, use LAN91C111 instead */
261 name = "smc91x";
Catalin Marinasbe4f3c82008-04-18 22:43:09 +0100262
263 iounmap(eth_addr);
Catalin Marinas0a381332008-12-01 14:54:58 +0000264 return realview_eth_register(name, realview_eb_eth_resources);
Catalin Marinasbe4f3c82008-04-18 22:43:09 +0100265}
266
Catalin Marinas7db21712009-02-12 16:00:21 +0100267static struct resource realview_eb_isp1761_resources[] = {
268 [0] = {
269 .start = REALVIEW_EB_USB_BASE,
270 .end = REALVIEW_EB_USB_BASE + SZ_128K - 1,
271 .flags = IORESOURCE_MEM,
272 },
273 [1] = {
274 .start = IRQ_EB_USB,
275 .end = IRQ_EB_USB,
276 .flags = IORESOURCE_IRQ,
277 },
278};
279
Will Deaconf417cba2010-04-15 10:16:26 +0100280static struct resource pmu_resources[] = {
281 [0] = {
282 .start = IRQ_EB11MP_PMU_CPU0,
283 .end = IRQ_EB11MP_PMU_CPU0,
284 .flags = IORESOURCE_IRQ,
285 },
286 [1] = {
287 .start = IRQ_EB11MP_PMU_CPU1,
288 .end = IRQ_EB11MP_PMU_CPU1,
289 .flags = IORESOURCE_IRQ,
290 },
291 [2] = {
292 .start = IRQ_EB11MP_PMU_CPU2,
293 .end = IRQ_EB11MP_PMU_CPU2,
294 .flags = IORESOURCE_IRQ,
295 },
296 [3] = {
297 .start = IRQ_EB11MP_PMU_CPU3,
298 .end = IRQ_EB11MP_PMU_CPU3,
299 .flags = IORESOURCE_IRQ,
300 },
301};
302
303static struct platform_device pmu_device = {
304 .name = "arm-pmu",
305 .id = ARM_PMU_DEVICE_CPU,
306 .num_resources = ARRAY_SIZE(pmu_resources),
307 .resource = pmu_resources,
308};
309
Linus Walleijd161edf2010-07-17 12:34:25 +0100310static struct resource char_lcd_resources[] = {
311 {
312 .start = REALVIEW_CHAR_LCD_BASE,
313 .end = (REALVIEW_CHAR_LCD_BASE + SZ_4K - 1),
314 .flags = IORESOURCE_MEM,
315 },
316 {
317 .start = IRQ_EB_CHARLCD,
318 .end = IRQ_EB_CHARLCD,
319 .flags = IORESOURCE_IRQ,
320 },
321};
322
323static struct platform_device char_lcd_device = {
324 .name = "arm-charlcd",
325 .id = -1,
326 .num_resources = ARRAY_SIZE(char_lcd_resources),
327 .resource = char_lcd_resources,
328};
329
Catalin Marinas8ad68bb2005-10-31 14:25:02 +0000330static void __init gic_init_irq(void)
331{
Jon Callan4c3ea372008-12-01 14:54:56 +0000332 if (core_tile_eb11mp() || core_tile_a9mp()) {
Catalin Marinas7dd19e72008-02-04 17:39:00 +0100333 unsigned int pldctrl;
334
335 /* new irq mode */
336 writel(0x0000a05f, __io_address(REALVIEW_SYS_LOCK));
337 pldctrl = readl(__io_address(REALVIEW_SYS_BASE) + REALVIEW_EB11MP_SYS_PLD_CTRL1);
338 pldctrl |= 0x00800000;
339 writel(pldctrl, __io_address(REALVIEW_SYS_BASE) + REALVIEW_EB11MP_SYS_PLD_CTRL1);
340 writel(0x00000000, __io_address(REALVIEW_SYS_LOCK));
341
342 /* core tile GIC, primary */
Russell Kingb580b892010-12-04 15:55:14 +0000343 gic_init(0, 29, __io_address(REALVIEW_EB11MP_GIC_DIST_BASE),
Russell Kingff2e27a2010-12-04 16:13:29 +0000344 __io_address(REALVIEW_EB11MP_GIC_CPU_BASE));
Catalin Marinas7dd19e72008-02-04 17:39:00 +0100345
Catalin Marinas41579f42008-02-04 17:47:04 +0100346#ifndef CONFIG_REALVIEW_EB_ARM11MP_REVB
Catalin Marinas7dd19e72008-02-04 17:39:00 +0100347 /* board GIC, secondary */
Pawel Moll0efc48e2011-03-17 13:10:22 +0100348 gic_init(1, 96, __io_address(REALVIEW_EB_GIC_DIST_BASE),
Russell Kingb580b892010-12-04 15:55:14 +0000349 __io_address(REALVIEW_EB_GIC_CPU_BASE));
Catalin Marinas7dd19e72008-02-04 17:39:00 +0100350 gic_cascade_irq(1, IRQ_EB11MP_EB_IRQ1);
Russell King9b1283b2005-11-07 21:01:06 +0000351#endif
Catalin Marinas7dd19e72008-02-04 17:39:00 +0100352 } else {
353 /* board GIC, primary */
Russell Kingb580b892010-12-04 15:55:14 +0000354 gic_init(0, 29, __io_address(REALVIEW_EB_GIC_DIST_BASE),
Russell Kingff2e27a2010-12-04 16:13:29 +0000355 __io_address(REALVIEW_EB_GIC_CPU_BASE));
Catalin Marinas7dd19e72008-02-04 17:39:00 +0100356 }
Catalin Marinas8ad68bb2005-10-31 14:25:02 +0000357}
358
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100359/*
360 * Fix up the IRQ numbers for the RealView EB/ARM11MPCore tile
361 */
362static void realview_eb11mp_fixup(void)
363{
364 /* AMBA devices */
365 dmac_device.irq[0] = IRQ_EB11MP_DMA;
366 uart0_device.irq[0] = IRQ_EB11MP_UART0;
367 uart1_device.irq[0] = IRQ_EB11MP_UART1;
368 uart2_device.irq[0] = IRQ_EB11MP_UART2;
369 uart3_device.irq[0] = IRQ_EB11MP_UART3;
370 clcd_device.irq[0] = IRQ_EB11MP_CLCD;
371 wdog_device.irq[0] = IRQ_EB11MP_WDOG;
372 gpio0_device.irq[0] = IRQ_EB11MP_GPIO0;
373 gpio1_device.irq[0] = IRQ_EB11MP_GPIO1;
374 gpio2_device.irq[0] = IRQ_EB11MP_GPIO2;
375 rtc_device.irq[0] = IRQ_EB11MP_RTC;
376 sci0_device.irq[0] = IRQ_EB11MP_SCI;
377 ssp0_device.irq[0] = IRQ_EB11MP_SSP;
378 aaci_device.irq[0] = IRQ_EB11MP_AACI;
379 mmc0_device.irq[0] = IRQ_EB11MP_MMCI0A;
380 mmc0_device.irq[1] = IRQ_EB11MP_MMCI0B;
381 kmi0_device.irq[0] = IRQ_EB11MP_KMI0;
382 kmi1_device.irq[0] = IRQ_EB11MP_KMI1;
383
384 /* platform devices */
Catalin Marinasbe4f3c82008-04-18 22:43:09 +0100385 realview_eb_eth_resources[1].start = IRQ_EB11MP_ETH;
386 realview_eb_eth_resources[1].end = IRQ_EB11MP_ETH;
Catalin Marinas7db21712009-02-12 16:00:21 +0100387 realview_eb_isp1761_resources[1].start = IRQ_EB11MP_USB;
388 realview_eb_isp1761_resources[1].end = IRQ_EB11MP_USB;
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100389}
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100390
Catalin Marinas8cc4c542008-02-04 17:43:02 +0100391static void __init realview_eb_timer_init(void)
392{
393 unsigned int timer_irq;
394
Catalin Marinas80192732008-04-18 22:43:11 +0100395 timer0_va_base = __io_address(REALVIEW_EB_TIMER0_1_BASE);
396 timer1_va_base = __io_address(REALVIEW_EB_TIMER0_1_BASE) + 0x20;
397 timer2_va_base = __io_address(REALVIEW_EB_TIMER2_3_BASE);
398 timer3_va_base = __io_address(REALVIEW_EB_TIMER2_3_BASE) + 0x20;
399
Jon Callan4c3ea372008-12-01 14:54:56 +0000400 if (core_tile_eb11mp() || core_tile_a9mp()) {
Catalin Marinas39e823e2008-02-04 17:45:03 +0100401#ifdef CONFIG_LOCAL_TIMERS
Catalin Marinasebac6542008-12-01 14:54:57 +0000402 twd_base = __io_address(REALVIEW_EB11MP_TWD_BASE);
Catalin Marinas39e823e2008-02-04 17:45:03 +0100403#endif
Catalin Marinas8cc4c542008-02-04 17:43:02 +0100404 timer_irq = IRQ_EB11MP_TIMER0_1;
Catalin Marinas39e823e2008-02-04 17:45:03 +0100405 } else
Catalin Marinas8cc4c542008-02-04 17:43:02 +0100406 timer_irq = IRQ_EB_TIMER0_1;
407
408 realview_timer_init(timer_irq);
409}
410
411static struct sys_timer realview_eb_timer = {
412 .init = realview_eb_timer_init,
413};
414
Russell King47cacdd42011-11-03 14:00:13 +0000415static void realview_eb_restart(char mode, const char *cmd)
Colin Tuckley4c9f8be2010-01-11 11:09:15 +0100416{
417 void __iomem *reset_ctrl = __io_address(REALVIEW_SYS_RESETCTL);
418 void __iomem *lock_ctrl = __io_address(REALVIEW_SYS_LOCK);
419
420 /*
421 * To reset, we hit the on-board reset register
422 * in the system FPGA
423 */
424 __raw_writel(REALVIEW_SYS_LOCK_VAL, lock_ctrl);
425 if (core_tile_eb11mp())
426 __raw_writel(0x0008, reset_ctrl);
Russell King47cacdd42011-11-03 14:00:13 +0000427 dsb();
Colin Tuckley4c9f8be2010-01-11 11:09:15 +0100428}
429
Catalin Marinas8ad68bb2005-10-31 14:25:02 +0000430static void __init realview_eb_init(void)
431{
432 int i;
433
Jon Callan4c3ea372008-12-01 14:54:56 +0000434 if (core_tile_eb11mp() || core_tile_a9mp()) {
Catalin Marinas7dd19e72008-02-04 17:39:00 +0100435 realview_eb11mp_fixup();
Catalin Marinas0fc2a162008-02-04 17:36:59 +0100436
Catalin Marinasba927952008-04-18 22:43:17 +0100437#ifdef CONFIG_CACHE_L2X0
Catalin Marinas7dd19e72008-02-04 17:39:00 +0100438 /* 1MB (128KB/way), 8-way associativity, evmon/parity/share enabled
439 * Bits: .... ...0 0111 1001 0000 .... .... .... */
440 l2x0_init(__io_address(REALVIEW_EB11MP_L220_BASE), 0x00790000, 0xfe000fff);
Catalin Marinasba927952008-04-18 22:43:17 +0100441#endif
Will Deaconf417cba2010-04-15 10:16:26 +0100442 platform_device_register(&pmu_device);
Catalin Marinas7dd19e72008-02-04 17:39:00 +0100443 }
444
Catalin Marinasa44ddfd2008-04-18 22:43:10 +0100445 realview_flash_register(&realview_eb_flash_resource, 1);
Russell King6b65cd72006-12-10 21:21:32 +0100446 platform_device_register(&realview_i2c_device);
Linus Walleijd161edf2010-07-17 12:34:25 +0100447 platform_device_register(&char_lcd_device);
Catalin Marinasbe4f3c82008-04-18 22:43:09 +0100448 eth_device_register();
Catalin Marinas7db21712009-02-12 16:00:21 +0100449 realview_usb_register(realview_eb_isp1761_resources);
Catalin Marinas8ad68bb2005-10-31 14:25:02 +0000450
451 for (i = 0; i < ARRAY_SIZE(amba_devs); i++) {
452 struct amba_device *d = amba_devs[i];
453 amba_device_register(d, &iomem_resource);
454 }
455
456#ifdef CONFIG_LEDS
457 leds_event = realview_leds_event;
458#endif
459}
460
461MACHINE_START(REALVIEW_EB, "ARM-RealView EB")
462 /* Maintainer: ARM Ltd/Deep Blue Solutions Ltd */
Nicolas Pitre9ddea572011-07-05 22:38:16 -0400463 .atag_offset = 0x100,
Catalin Marinas5b39d152009-11-04 12:19:04 +0000464 .fixup = realview_fixup,
Catalin Marinas8ad68bb2005-10-31 14:25:02 +0000465 .map_io = realview_eb_map_io,
Russell King631e55f2011-01-11 13:05:01 +0000466 .init_early = realview_init_early,
Catalin Marinas8ad68bb2005-10-31 14:25:02 +0000467 .init_irq = gic_init_irq,
Catalin Marinas8cc4c542008-02-04 17:43:02 +0100468 .timer = &realview_eb_timer,
Marc Zyngier1b99d9c2011-09-06 10:23:45 +0100469 .handle_irq = gic_handle_irq,
Catalin Marinas8ad68bb2005-10-31 14:25:02 +0000470 .init_machine = realview_eb_init,
Nicolas Pitre00e91252011-07-05 22:28:09 -0400471#ifdef CONFIG_ZONE_DMA
472 .dma_zone_size = SZ_256M,
473#endif
Russell King47cacdd42011-11-03 14:00:13 +0000474 .restart = realview_eb_restart,
Catalin Marinas8ad68bb2005-10-31 14:25:02 +0000475MACHINE_END