blob: 9e6db16af663b5a43c3c1eff26824fab3cb2df6c [file] [log] [blame]
Alexandre TORGUEc6eec6f2016-08-29 18:23:38 +02001/*
2 * dwmac-stm32.c - DWMAC Specific Glue layer for STM32 MCU
3 *
Benjamin Gaignardf6454f82017-11-29 15:20:00 +01004 * Copyright (C) STMicroelectronics SA 2017
5 * Author: Alexandre Torgue <alexandre.torgue@st.com> for STMicroelectronics.
Alexandre TORGUEc6eec6f2016-08-29 18:23:38 +02006 * License terms: GNU General Public License (GPL), version 2
7 *
8 */
9
10#include <linux/clk.h>
11#include <linux/kernel.h>
12#include <linux/mfd/syscon.h>
13#include <linux/module.h>
14#include <linux/of.h>
15#include <linux/of_device.h>
16#include <linux/of_net.h>
17#include <linux/phy.h>
18#include <linux/platform_device.h>
19#include <linux/regmap.h>
20#include <linux/slab.h>
21#include <linux/stmmac.h>
22
23#include "stmmac_platform.h"
24
25#define MII_PHY_SEL_MASK BIT(23)
26
27struct stm32_dwmac {
28 struct clk *clk_tx;
29 struct clk *clk_rx;
30 u32 mode_reg; /* MAC glue-logic mode register */
31 struct regmap *regmap;
32 u32 speed;
33};
34
35static int stm32_dwmac_init(struct plat_stmmacenet_data *plat_dat)
36{
37 struct stm32_dwmac *dwmac = plat_dat->bsp_priv;
38 u32 reg = dwmac->mode_reg;
39 u32 val;
40 int ret;
41
42 val = (plat_dat->interface == PHY_INTERFACE_MODE_MII) ? 0 : 1;
43 ret = regmap_update_bits(dwmac->regmap, reg, MII_PHY_SEL_MASK, val);
44 if (ret)
45 return ret;
46
47 ret = clk_prepare_enable(dwmac->clk_tx);
48 if (ret)
49 return ret;
50
51 ret = clk_prepare_enable(dwmac->clk_rx);
52 if (ret)
53 clk_disable_unprepare(dwmac->clk_tx);
54
55 return ret;
56}
57
58static void stm32_dwmac_clk_disable(struct stm32_dwmac *dwmac)
59{
60 clk_disable_unprepare(dwmac->clk_tx);
61 clk_disable_unprepare(dwmac->clk_rx);
62}
63
64static int stm32_dwmac_parse_data(struct stm32_dwmac *dwmac,
65 struct device *dev)
66{
67 struct device_node *np = dev->of_node;
68 int err;
69
70 /* Get TX/RX clocks */
71 dwmac->clk_tx = devm_clk_get(dev, "mac-clk-tx");
72 if (IS_ERR(dwmac->clk_tx)) {
73 dev_err(dev, "No tx clock provided...\n");
74 return PTR_ERR(dwmac->clk_tx);
75 }
76 dwmac->clk_rx = devm_clk_get(dev, "mac-clk-rx");
77 if (IS_ERR(dwmac->clk_rx)) {
78 dev_err(dev, "No rx clock provided...\n");
79 return PTR_ERR(dwmac->clk_rx);
80 }
81
82 /* Get mode register */
83 dwmac->regmap = syscon_regmap_lookup_by_phandle(np, "st,syscon");
84 if (IS_ERR(dwmac->regmap))
85 return PTR_ERR(dwmac->regmap);
86
87 err = of_property_read_u32_index(np, "st,syscon", 1, &dwmac->mode_reg);
88 if (err)
89 dev_err(dev, "Can't get sysconfig mode offset (%d)\n", err);
90
91 return err;
92}
93
94static int stm32_dwmac_probe(struct platform_device *pdev)
95{
96 struct plat_stmmacenet_data *plat_dat;
97 struct stmmac_resources stmmac_res;
98 struct stm32_dwmac *dwmac;
99 int ret;
100
101 ret = stmmac_get_platform_resources(pdev, &stmmac_res);
102 if (ret)
103 return ret;
104
105 plat_dat = stmmac_probe_config_dt(pdev, &stmmac_res.mac);
106 if (IS_ERR(plat_dat))
107 return PTR_ERR(plat_dat);
108
109 dwmac = devm_kzalloc(&pdev->dev, sizeof(*dwmac), GFP_KERNEL);
Johan Hovoldd2ed0a72016-11-30 15:29:55 +0100110 if (!dwmac) {
111 ret = -ENOMEM;
112 goto err_remove_config_dt;
113 }
Alexandre TORGUEc6eec6f2016-08-29 18:23:38 +0200114
115 ret = stm32_dwmac_parse_data(dwmac, &pdev->dev);
116 if (ret) {
117 dev_err(&pdev->dev, "Unable to parse OF data\n");
Johan Hovoldd2ed0a72016-11-30 15:29:55 +0100118 goto err_remove_config_dt;
Alexandre TORGUEc6eec6f2016-08-29 18:23:38 +0200119 }
120
121 plat_dat->bsp_priv = dwmac;
122
123 ret = stm32_dwmac_init(plat_dat);
124 if (ret)
Johan Hovoldd2ed0a72016-11-30 15:29:55 +0100125 goto err_remove_config_dt;
Alexandre TORGUEc6eec6f2016-08-29 18:23:38 +0200126
127 ret = stmmac_dvr_probe(&pdev->dev, plat_dat, &stmmac_res);
128 if (ret)
Johan Hovoldd2ed0a72016-11-30 15:29:55 +0100129 goto err_clk_disable;
130
131 return 0;
132
133err_clk_disable:
134 stm32_dwmac_clk_disable(dwmac);
135err_remove_config_dt:
136 stmmac_remove_config_dt(pdev, plat_dat);
Alexandre TORGUEc6eec6f2016-08-29 18:23:38 +0200137
138 return ret;
139}
140
141static int stm32_dwmac_remove(struct platform_device *pdev)
142{
143 struct net_device *ndev = platform_get_drvdata(pdev);
144 struct stmmac_priv *priv = netdev_priv(ndev);
145 int ret = stmmac_dvr_remove(&pdev->dev);
146
147 stm32_dwmac_clk_disable(priv->plat->bsp_priv);
148
149 return ret;
150}
151
152#ifdef CONFIG_PM_SLEEP
153static int stm32_dwmac_suspend(struct device *dev)
154{
155 struct net_device *ndev = dev_get_drvdata(dev);
156 struct stmmac_priv *priv = netdev_priv(ndev);
157 int ret;
158
159 ret = stmmac_suspend(dev);
160 stm32_dwmac_clk_disable(priv->plat->bsp_priv);
161
162 return ret;
163}
164
165static int stm32_dwmac_resume(struct device *dev)
166{
167 struct net_device *ndev = dev_get_drvdata(dev);
168 struct stmmac_priv *priv = netdev_priv(ndev);
169 int ret;
170
171 ret = stm32_dwmac_init(priv->plat);
172 if (ret)
173 return ret;
174
175 ret = stmmac_resume(dev);
176
177 return ret;
178}
179#endif /* CONFIG_PM_SLEEP */
180
Wei Yongjuna5f54fc2016-09-10 12:31:30 +0000181static SIMPLE_DEV_PM_OPS(stm32_dwmac_pm_ops,
182 stm32_dwmac_suspend, stm32_dwmac_resume);
Alexandre TORGUEc6eec6f2016-08-29 18:23:38 +0200183
184static const struct of_device_id stm32_dwmac_match[] = {
185 { .compatible = "st,stm32-dwmac"},
186 { }
187};
188MODULE_DEVICE_TABLE(of, stm32_dwmac_match);
189
190static struct platform_driver stm32_dwmac_driver = {
191 .probe = stm32_dwmac_probe,
192 .remove = stm32_dwmac_remove,
193 .driver = {
194 .name = "stm32-dwmac",
195 .pm = &stm32_dwmac_pm_ops,
196 .of_match_table = stm32_dwmac_match,
197 },
198};
199module_platform_driver(stm32_dwmac_driver);
200
201MODULE_AUTHOR("Alexandre Torgue <alexandre.torgue@gmail.com>");
202MODULE_DESCRIPTION("STMicroelectronics MCU DWMAC Specific Glue layer");
203MODULE_LICENSE("GPL v2");