blob: 2a39bbeb45b0dd0d2beeb651749d853deaca8138 [file] [log] [blame]
Jayachandran C65040e22011-11-16 00:21:28 +00001/*
2 * Copyright 2003-2011 NetLogic Microsystems, Inc. (NetLogic). All rights
3 * reserved.
4 *
5 * This software is available to you under a choice of one of two
6 * licenses. You may choose to be licensed under the terms of the GNU
7 * General Public License (GPL) Version 2, available from the file
8 * COPYING in the main directory of this source tree, or the NetLogic
9 * license below:
10 *
11 * Redistribution and use in source and binary forms, with or without
12 * modification, are permitted provided that the following conditions
13 * are met:
14 *
15 * 1. Redistributions of source code must retain the above copyright
16 * notice, this list of conditions and the following disclaimer.
17 * 2. Redistributions in binary form must reproduce the above copyright
18 * notice, this list of conditions and the following disclaimer in
19 * the documentation and/or other materials provided with the
20 * distribution.
21 *
22 * THIS SOFTWARE IS PROVIDED BY NETLOGIC ``AS IS'' AND ANY EXPRESS OR
23 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
24 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
25 * ARE DISCLAIMED. IN NO EVENT SHALL NETLOGIC OR CONTRIBUTORS BE LIABLE
26 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
27 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
28 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
29 * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
30 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
31 * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
32 * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
33 */
34
35#include <linux/kernel.h>
Jayachandran Caceee092013-06-10 06:41:00 +000036#include <linux/of_fdt.h>
Jayachandran C65040e22011-11-16 00:21:28 +000037
Ralf Baechlebdc92d742013-05-21 16:59:19 +020038#include <asm/idle.h>
Jayachandran C65040e22011-11-16 00:21:28 +000039#include <asm/reboot.h>
40#include <asm/time.h>
41#include <asm/bootinfo.h>
42
Jayachandran C65040e22011-11-16 00:21:28 +000043#include <asm/netlogic/haldefs.h>
44#include <asm/netlogic/common.h>
45
46#include <asm/netlogic/xlp-hal/iomap.h>
47#include <asm/netlogic/xlp-hal/xlp.h>
48#include <asm/netlogic/xlp-hal/sys.h>
49
Jayachandran C77ae7982012-10-31 12:01:39 +000050uint64_t nlm_io_base;
51struct nlm_soc_info nlm_nodes[NLM_NR_NODES];
Jayachandran C2a37b1a2012-10-31 12:01:37 +000052cpumask_t nlm_cpumask = CPU_MASK_CPU0;
Jayachandran C77ae7982012-10-31 12:01:39 +000053unsigned int nlm_threads_per_core;
Jayachandran C98d48842013-12-21 16:52:26 +053054unsigned int xlp_cores_per_node;
Jayachandran C66d29982011-11-16 00:21:29 +000055
Jayachandran C65040e22011-11-16 00:21:28 +000056static void nlm_linux_exit(void)
57{
Jayachandran C77ae7982012-10-31 12:01:39 +000058 uint64_t sysbase = nlm_get_node(0)->sysbase;
59
Jayachandran C861c0562013-12-21 16:52:23 +053060 if (cpu_is_xlp9xx())
61 nlm_write_sys_reg(sysbase, SYS_9XX_CHIP_RESET, 1);
62 else
63 nlm_write_sys_reg(sysbase, SYS_CHIP_RESET, 1);
Jayachandran C65040e22011-11-16 00:21:28 +000064 for ( ; ; )
65 cpu_wait();
66}
67
Jayachandran C72213832013-06-10 06:41:08 +000068static void nlm_fixup_mem(void)
69{
70 const int pref_backup = 512;
71 int i;
72
73 for (i = 0; i < boot_mem_map.nr_map; i++) {
74 if (boot_mem_map.map[i].type != BOOT_MEM_RAM)
75 continue;
76 boot_mem_map.map[i].size -= pref_backup;
77 }
78}
79
Jayachandran Ca2ba6cd2013-08-21 19:31:29 +053080static void __init xlp_init_mem_from_bars(void)
81{
82 uint64_t map[16];
83 int i, n;
84
85 n = xlp_get_dram_map(-1, map); /* -1: info for all nodes */
86 for (i = 0; i < n; i += 2) {
87 /* exclude 0x1000_0000-0x2000_0000, u-boot device */
88 if (map[i] <= 0x10000000 && map[i+1] > 0x10000000)
89 map[i+1] = 0x10000000;
90 if (map[i] > 0x10000000 && map[i] < 0x20000000)
91 map[i] = 0x20000000;
92
93 add_memory_region(map[i], map[i+1] - map[i], BOOT_MEM_RAM);
94 }
95}
96
Jayachandran C65040e22011-11-16 00:21:28 +000097void __init plat_mem_setup(void)
98{
99 panic_timeout = 5;
100 _machine_restart = (void (*)(char *))nlm_linux_exit;
101 _machine_halt = nlm_linux_exit;
102 pm_power_off = nlm_linux_exit;
Jayachandran Ce83fc6b2012-10-31 12:01:32 +0000103
Jayachandran Caceee092013-06-10 06:41:00 +0000104 /* memory and bootargs from DT */
Jayachandran Ce363bba2013-11-04 17:51:54 +0530105 xlp_early_init_devtree();
Jayachandran Ca2ba6cd2013-08-21 19:31:29 +0530106
107 if (boot_mem_map.nr_map == 0) {
108 pr_info("Using DRAM BARs for memory map.\n");
109 xlp_init_mem_from_bars();
110 }
111 /* Calculate and setup wired entries for mapped kernel */
Jayachandran C72213832013-06-10 06:41:08 +0000112 nlm_fixup_mem();
Jayachandran C65040e22011-11-16 00:21:28 +0000113}
114
115const char *get_system_type(void)
116{
Jayachandran C4ca86a22013-08-11 14:43:54 +0530117 switch (read_c0_prid() & 0xff00) {
Jayachandran C8907c552013-12-21 16:52:20 +0530118 case PRID_IMP_NETLOGIC_XLP9XX:
Jayachandran C4ca86a22013-08-11 14:43:54 +0530119 case PRID_IMP_NETLOGIC_XLP2XX:
120 return "Broadcom XLPII Series";
121 default:
122 return "Netlogic XLP Series";
123 }
Jayachandran C65040e22011-11-16 00:21:28 +0000124}
125
126void __init prom_free_prom_memory(void)
127{
128 /* Nothing yet */
129}
130
131void xlp_mmu_init(void)
132{
Jayachandran C4ca86a22013-08-11 14:43:54 +0530133 u32 conf4;
Jayachandran Cb876c1a2012-07-03 19:04:02 +0200134
Jayachandran C4ca86a22013-08-11 14:43:54 +0530135 if (cpu_is_xlpii()) {
136 /* XLPII series has extended pagesize in config 4 */
137 conf4 = read_c0_config4() & ~0x1f00u;
138 write_c0_config4(conf4 | ((PAGE_SHIFT - 10) / 2 << 8));
139 } else {
140 /* enable extended TLB and Large Fixed TLB */
141 write_c0_config6(read_c0_config6() | 0x24);
142
143 /* set page mask of extended Fixed TLB in config7 */
144 write_c0_config7(PM_DEFAULT_MASK >>
145 (13 + (ffz(PM_DEFAULT_MASK >> 13) / 2)));
146 }
Jayachandran C65040e22011-11-16 00:21:28 +0000147}
148
Ganesan Ramalingamed21cfe2012-10-31 12:01:42 +0000149void nlm_percpu_init(int hwcpuid)
150{
151}
152
Jayachandran C65040e22011-11-16 00:21:28 +0000153void __init prom_init(void)
154{
Jayachandran C571886b2013-06-10 06:41:02 +0000155 void *reset_vec;
156
Jayachandran C77ae7982012-10-31 12:01:39 +0000157 nlm_io_base = CKSEG1ADDR(XLP_DEFAULT_IO_BASE);
Jayachandran C98d48842013-12-21 16:52:26 +0530158 if (cpu_is_xlp9xx())
159 xlp_cores_per_node = 32;
160 else
161 xlp_cores_per_node = 8;
Jayachandran C571886b2013-06-10 06:41:02 +0000162 nlm_init_boot_cpu();
Jayachandran C65040e22011-11-16 00:21:28 +0000163 xlp_mmu_init();
Jayachandran C77ae7982012-10-31 12:01:39 +0000164 nlm_node_init(0);
Jayachandran Caceee092013-06-10 06:41:00 +0000165 xlp_dt_init((void *)(long)fw_arg0);
Jayachandran Ce83fc6b2012-10-31 12:01:32 +0000166
Jayachandran C571886b2013-06-10 06:41:02 +0000167 /* Update reset entry point with CPU init code */
168 reset_vec = (void *)CKSEG1ADDR(RESET_VEC_PHYS);
Jayachandran C919f9ab2013-06-10 06:41:04 +0000169 memset(reset_vec, 0, RESET_VEC_SIZE);
Jayachandran C571886b2013-06-10 06:41:02 +0000170 memcpy(reset_vec, (void *)nlm_reset_entry,
171 (nlm_reset_entry_end - nlm_reset_entry));
172
Jayachandran C65040e22011-11-16 00:21:28 +0000173#ifdef CONFIG_SMP
Jayachandran C2a37b1a2012-10-31 12:01:37 +0000174 cpumask_setall(&nlm_cpumask);
175 nlm_wakeup_secondary_cpus();
Jayachandran Cb876c1a2012-07-03 19:04:02 +0200176
177 /* update TLB size after waking up threads */
178 current_cpu_data.tlbsize = ((read_c0_config6() >> 16) & 0xffff) + 1;
179
Jayachandran C65040e22011-11-16 00:21:28 +0000180 register_smp_ops(&nlm_smp_ops);
181#endif
182}