blob: 376b061804c2e480db51bf2d7bd3761d78a88ed8 [file] [log] [blame]
Ben Dooksf348a2a2008-07-03 11:24:25 +01001/* linux/arch/arm/plat-s3c24xx/gpiolib.c
2 *
3 * Copyright (c) 2008 Simtec Electronics
4 * http://armlinux.simtec.co.uk/
5 * Ben Dooks <ben@simtec.co.uk>
6 *
7 * S3C24XX GPIOlib support
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License as published by
11 * the Free Software Foundation; either version 2 of the License.
12*/
13
14#include <linux/kernel.h>
15#include <linux/init.h>
16#include <linux/module.h>
17#include <linux/interrupt.h>
Ben Dooks86c03c52009-05-17 22:47:07 +010018#include <linux/sysdev.h>
Ben Dooksf348a2a2008-07-03 11:24:25 +010019#include <linux/ioport.h>
20#include <linux/io.h>
21#include <linux/gpio.h>
22
Ben Dookse856bb12010-01-19 17:14:46 +090023#include <plat/gpio-core.h>
Ben Dooks9bbb8512010-04-30 19:30:35 +090024#include <plat/gpio-cfg.h>
25#include <plat/gpio-cfg-helpers.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010026#include <mach/hardware.h>
Ben Dooksf348a2a2008-07-03 11:24:25 +010027#include <asm/irq.h>
Ben Dooksd87964c2008-12-12 00:24:30 +000028#include <plat/pm.h>
Ben Dooksf348a2a2008-07-03 11:24:25 +010029
Russell Kinga09e64f2008-08-05 16:14:15 +010030#include <mach/regs-gpio.h>
Ben Dooksf348a2a2008-07-03 11:24:25 +010031
Ben Dooksf348a2a2008-07-03 11:24:25 +010032static int s3c24xx_gpiolib_banka_input(struct gpio_chip *chip, unsigned offset)
33{
34 return -EINVAL;
35}
36
37static int s3c24xx_gpiolib_banka_output(struct gpio_chip *chip,
38 unsigned offset, int value)
39{
Ben Dooks7db6c822008-10-31 16:14:31 +000040 struct s3c_gpio_chip *ourchip = to_s3c_gpio(chip);
Ben Dooksf348a2a2008-07-03 11:24:25 +010041 void __iomem *base = ourchip->base;
42 unsigned long flags;
43 unsigned long dat;
44 unsigned long con;
45
46 local_irq_save(flags);
47
48 con = __raw_readl(base + 0x00);
49 dat = __raw_readl(base + 0x04);
50
51 dat &= ~(1 << offset);
52 if (value)
53 dat |= 1 << offset;
54
55 __raw_writel(dat, base + 0x04);
56
57 con &= ~(1 << offset);
58
59 __raw_writel(con, base + 0x00);
60 __raw_writel(dat, base + 0x04);
61
62 local_irq_restore(flags);
63 return 0;
64}
65
Ben Dooks43ae6592009-01-08 12:40:50 +000066static int s3c24xx_gpiolib_bankf_toirq(struct gpio_chip *chip, unsigned offset)
67{
68 if (offset < 4)
69 return IRQ_EINT0 + offset;
70
71 if (offset < 8)
72 return IRQ_EINT4 + offset - 4;
73
74 return -EINVAL;
75}
76
77static int s3c24xx_gpiolib_bankg_toirq(struct gpio_chip *chip, unsigned offset)
78{
79 return IRQ_EINT8 + offset;
80}
81
Ben Dooks9bbb8512010-04-30 19:30:35 +090082static struct s3c_gpio_cfg s3c24xx_gpiocfg_banka = {
83 .set_config = s3c_gpio_setcfg_s3c24xx_a,
84};
85
86struct s3c_gpio_cfg s3c24xx_gpiocfg_default = {
87 .set_config = s3c_gpio_setcfg_s3c24xx,
88};
89
Ben Dooks21b23662008-10-31 16:14:34 +000090struct s3c_gpio_chip s3c24xx_gpios[] = {
Ben Dooksf348a2a2008-07-03 11:24:25 +010091 [0] = {
Ben Dooksfda7b2b2009-05-17 22:18:27 +010092 .base = S3C2410_GPACON,
Ben Dooksd87964c2008-12-12 00:24:30 +000093 .pm = __gpio_pm(&s3c_gpio_pm_1bit),
Ben Dooks9bbb8512010-04-30 19:30:35 +090094 .config = &s3c24xx_gpiocfg_banka,
Ben Dooksf348a2a2008-07-03 11:24:25 +010095 .chip = {
Ben Dooks070276d2009-05-17 22:32:23 +010096 .base = S3C2410_GPA(0),
Ben Dooksf348a2a2008-07-03 11:24:25 +010097 .owner = THIS_MODULE,
98 .label = "GPIOA",
99 .ngpio = 24,
100 .direction_input = s3c24xx_gpiolib_banka_input,
101 .direction_output = s3c24xx_gpiolib_banka_output,
Ben Dooksf348a2a2008-07-03 11:24:25 +0100102 },
103 },
104 [1] = {
Ben Dooksfda7b2b2009-05-17 22:18:27 +0100105 .base = S3C2410_GPBCON,
Ben Dooksd87964c2008-12-12 00:24:30 +0000106 .pm = __gpio_pm(&s3c_gpio_pm_2bit),
Ben Dooksf348a2a2008-07-03 11:24:25 +0100107 .chip = {
Ben Dooks070276d2009-05-17 22:32:23 +0100108 .base = S3C2410_GPB(0),
Ben Dooksf348a2a2008-07-03 11:24:25 +0100109 .owner = THIS_MODULE,
110 .label = "GPIOB",
111 .ngpio = 16,
Ben Dooksf348a2a2008-07-03 11:24:25 +0100112 },
113 },
114 [2] = {
Ben Dooksfda7b2b2009-05-17 22:18:27 +0100115 .base = S3C2410_GPCCON,
Ben Dooksd87964c2008-12-12 00:24:30 +0000116 .pm = __gpio_pm(&s3c_gpio_pm_2bit),
Ben Dooksf348a2a2008-07-03 11:24:25 +0100117 .chip = {
Ben Dooks070276d2009-05-17 22:32:23 +0100118 .base = S3C2410_GPC(0),
Ben Dooksf348a2a2008-07-03 11:24:25 +0100119 .owner = THIS_MODULE,
120 .label = "GPIOC",
121 .ngpio = 16,
Ben Dooksf348a2a2008-07-03 11:24:25 +0100122 },
123 },
124 [3] = {
Ben Dooksfda7b2b2009-05-17 22:18:27 +0100125 .base = S3C2410_GPDCON,
Ben Dooksd87964c2008-12-12 00:24:30 +0000126 .pm = __gpio_pm(&s3c_gpio_pm_2bit),
Ben Dooksf348a2a2008-07-03 11:24:25 +0100127 .chip = {
Ben Dooks070276d2009-05-17 22:32:23 +0100128 .base = S3C2410_GPD(0),
Ben Dooksf348a2a2008-07-03 11:24:25 +0100129 .owner = THIS_MODULE,
130 .label = "GPIOD",
131 .ngpio = 16,
Ben Dooksf348a2a2008-07-03 11:24:25 +0100132 },
133 },
134 [4] = {
Ben Dooksfda7b2b2009-05-17 22:18:27 +0100135 .base = S3C2410_GPECON,
Ben Dooksd87964c2008-12-12 00:24:30 +0000136 .pm = __gpio_pm(&s3c_gpio_pm_2bit),
Ben Dooksf348a2a2008-07-03 11:24:25 +0100137 .chip = {
Ben Dooks070276d2009-05-17 22:32:23 +0100138 .base = S3C2410_GPE(0),
Ben Dooksf348a2a2008-07-03 11:24:25 +0100139 .label = "GPIOE",
140 .owner = THIS_MODULE,
141 .ngpio = 16,
Ben Dooksf348a2a2008-07-03 11:24:25 +0100142 },
143 },
144 [5] = {
Ben Dooksfda7b2b2009-05-17 22:18:27 +0100145 .base = S3C2410_GPFCON,
Ben Dooksd87964c2008-12-12 00:24:30 +0000146 .pm = __gpio_pm(&s3c_gpio_pm_2bit),
Ben Dooksf348a2a2008-07-03 11:24:25 +0100147 .chip = {
Ben Dooks070276d2009-05-17 22:32:23 +0100148 .base = S3C2410_GPF(0),
Ben Dooksf348a2a2008-07-03 11:24:25 +0100149 .owner = THIS_MODULE,
150 .label = "GPIOF",
151 .ngpio = 8,
Ben Dooks43ae6592009-01-08 12:40:50 +0000152 .to_irq = s3c24xx_gpiolib_bankf_toirq,
Ben Dooksf348a2a2008-07-03 11:24:25 +0100153 },
154 },
155 [6] = {
Ben Dooksfda7b2b2009-05-17 22:18:27 +0100156 .base = S3C2410_GPGCON,
Ben Dooksd87964c2008-12-12 00:24:30 +0000157 .pm = __gpio_pm(&s3c_gpio_pm_2bit),
Ben Dooksf348a2a2008-07-03 11:24:25 +0100158 .chip = {
Ben Dooks070276d2009-05-17 22:32:23 +0100159 .base = S3C2410_GPG(0),
Ben Dooksf348a2a2008-07-03 11:24:25 +0100160 .owner = THIS_MODULE,
161 .label = "GPIOG",
Ben Dooks5233c172009-05-18 20:10:43 +0100162 .ngpio = 16,
Ben Dooks43ae6592009-01-08 12:40:50 +0000163 .to_irq = s3c24xx_gpiolib_bankg_toirq,
Ben Dooksf348a2a2008-07-03 11:24:25 +0100164 },
Ben Dooks5233c172009-05-18 20:10:43 +0100165 }, {
166 .base = S3C2410_GPHCON,
167 .pm = __gpio_pm(&s3c_gpio_pm_2bit),
168 .chip = {
169 .base = S3C2410_GPH(0),
170 .owner = THIS_MODULE,
171 .label = "GPIOH",
172 .ngpio = 11,
173 },
Ben Dooksf348a2a2008-07-03 11:24:25 +0100174 },
175};
176
177static __init int s3c24xx_gpiolib_init(void)
178{
Ben Dooks21b23662008-10-31 16:14:34 +0000179 struct s3c_gpio_chip *chip = s3c24xx_gpios;
Ben Dooksf348a2a2008-07-03 11:24:25 +0100180 int gpn;
181
Ben Dooks9bbb8512010-04-30 19:30:35 +0900182 for (gpn = 0; gpn < ARRAY_SIZE(s3c24xx_gpios); gpn++, chip++) {
183 if (!chip->config)
184 chip->config = &s3c24xx_gpiocfg_default;
185
Ben Dooks7db6c822008-10-31 16:14:31 +0000186 s3c_gpiolib_add(chip);
Ben Dooks9bbb8512010-04-30 19:30:35 +0900187 }
Ben Dooksf348a2a2008-07-03 11:24:25 +0100188
189 return 0;
190}
191
Ben Dooks9c0ec952009-05-18 20:03:23 +0100192core_initcall(s3c24xx_gpiolib_init);