Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-5.4 / 9f639269ed1522c7d69c54cc8b80ab8ee53fcb10 / . / arch / m68k / platform / coldfire / m523x.c
blob: 5d57a4249412dd68ded25f6ddb9fd88f1ab16251 [file] [log] [blame]
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]1/***************************************************************************/
2
3/*
4 * linux/arch/m68knommu/platform/523x/config.c
5 *
Lucas De Marchi25985ed2011-03-30 22:57:33 -0300[diff] [blame]6 * Sub-architcture dependent initialization code for the Freescale
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]7 * 523x CPUs.
8 *
9 * Copyright (C) 1999-2005, Greg Ungerer (gerg@snapgear.com)
10 * Copyright (C) 2001-2003, SnapGear Inc. (www.snapgear.com)
11 */
12
13/***************************************************************************/
14
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]15#include <linux/kernel.h>
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]16#include <linux/param.h>
17#include <linux/init.h>
Greg Ungerer4b61a352008-02-01 17:34:15 +1000[diff] [blame]18#include <linux/io.h>
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]19#include <asm/machdep.h>
20#include <asm/coldfire.h>
21#include <asm/mcfsim.h>
Greg Ungerer045f8c42012-04-17 14:16:16 +1000[diff] [blame]22#include <asm/mcfgpio.h>
23
24/***************************************************************************/
25
26struct mcf_gpio_chip mcf_gpio_chips[] = {
27 MCFGPS(PIRQ, 1, 7, MCFEPORT_EPDDR, MCFEPORT_EPDR, MCFEPORT_EPPDR),
28 MCFGPF(ADDR, 13, 3),
29 MCFGPF(DATAH, 16, 8),
30 MCFGPF(DATAL, 24, 8),
31 MCFGPF(BUSCTL, 32, 8),
32 MCFGPF(BS, 40, 4),
33 MCFGPF(CS, 49, 7),
34 MCFGPF(SDRAM, 56, 6),
35 MCFGPF(FECI2C, 64, 4),
36 MCFGPF(UARTH, 72, 2),
37 MCFGPF(UARTL, 80, 8),
38 MCFGPF(QSPI, 88, 5),
39 MCFGPF(TIMER, 96, 8),
40 MCFGPF(ETPU, 104, 3),
41};
42
43unsigned int mcf_gpio_chips_size = ARRAY_SIZE(mcf_gpio_chips);
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]44
45/***************************************************************************/
46
Steven King83ca6002012-05-06 12:22:53 -0700[diff] [blame]47#if IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI)
Steven King91d60412010-01-22 12:43:03 -0800[diff] [blame]48
49static void __init m523x_qspi_init(void)
50{
51 u16 par;
52
53 /* setup QSPS pins for QSPI with gpio CS control */
54 writeb(0x1f, MCFGPIO_PAR_QSPI);
55 /* and CS2 & CS3 as gpio */
56 par = readw(MCFGPIO_PAR_TIMER);
57 par &= 0x3f3f;
58 writew(par, MCFGPIO_PAR_TIMER);
59}
Steven King91d60412010-01-22 12:43:03 -0800[diff] [blame]60
Steven King83ca6002012-05-06 12:22:53 -0700[diff] [blame]61#endif /* IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI) */
Greg Ungerer4b61a352008-02-01 17:34:15 +1000[diff] [blame]62
63/***************************************************************************/
64
Greg Ungerer14c16db2009-08-12 16:14:43 +1000[diff] [blame]65static void __init m523x_fec_init(void)
66{
67 u16 par;
68 u8 v;
69
70 /* Set multi-function pins to ethernet use */
71 par = readw(MCF_IPSBAR + 0x100082);
72 writew(par | 0xf00, MCF_IPSBAR + 0x100082);
73 v = readb(MCF_IPSBAR + 0x100078);
74 writeb(v | 0xc0, MCF_IPSBAR + 0x100078);
75}
76
77/***************************************************************************/
78
Greg Ungerer4b61a352008-02-01 17:34:15 +1000[diff] [blame]79void __init config_BSP(char *commandp, int size)
Greg Ungererb5aaf3f2005-09-02 10:42:52 +1000[diff] [blame]80{
Greg Ungerer35aefb22012-01-23 15:34:58 +1000[diff] [blame]81 mach_sched_init = hw_timer_init;
Greg Ungerer2ba168a2011-12-24 13:00:02 +1000[diff] [blame]82 m523x_fec_init();
Steven King83ca6002012-05-06 12:22:53 -0700[diff] [blame]83#if IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI)
Steven King91d60412010-01-22 12:43:03 -0800[diff] [blame]84 m523x_qspi_init();
85#endif
Greg Ungerer4b61a352008-02-01 17:34:15 +1000[diff] [blame]86}
87
Greg Ungerer4b61a352008-02-01 17:34:15 +1000[diff] [blame]88/***************************************************************************/