blob: 439fdad2bad91d1570f7f95f40e2d491839f25d0 [file] [log] [blame]
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +01001/*
2 * linux/drivers/mmc/host/tmio_mmc.h
3 *
Wolfram Sangac860452016-04-26 17:55:26 +02004 * Copyright (C) 2016 Sang Engineering, Wolfram Sang
5 * Copyright (C) 2015-16 Renesas Electronics Corporation
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +01006 * Copyright (C) 2007 Ian Molton
7 * Copyright (C) 2004 Ian Molton
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 *
13 * Driver for the MMC / SD / SDIO cell found in:
14 *
15 * TC6393XB TC6391XB TC6387XB T7L66XB ASIC3
16 */
17
18#ifndef TMIO_MMC_H
19#define TMIO_MMC_H
20
Kuninori Morimoto361936e2015-01-13 04:59:14 +000021#include <linux/dmaengine.h>
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +010022#include <linux/highmem.h>
Guennadi Liakhovetskib9269fd2011-07-14 12:12:38 +020023#include <linux/mutex.h>
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +010024#include <linux/pagemap.h>
Rafael J. Wysocki6c0cbef2011-07-26 20:50:23 +020025#include <linux/scatterlist.h>
Guennadi Liakhovetskie3de2be2012-01-06 13:06:51 +010026#include <linux/spinlock.h>
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +010027
Wolfram Sangac860452016-04-26 17:55:26 +020028#define CTL_SD_CMD 0x00
29#define CTL_ARG_REG 0x04
30#define CTL_STOP_INTERNAL_ACTION 0x08
31#define CTL_XFER_BLK_COUNT 0xa
32#define CTL_RESPONSE 0x0c
33#define CTL_STATUS 0x1c
34#define CTL_STATUS2 0x1e
35#define CTL_IRQ_MASK 0x20
36#define CTL_SD_CARD_CLK_CTL 0x24
37#define CTL_SD_XFER_LEN 0x26
38#define CTL_SD_MEM_CARD_OPT 0x28
39#define CTL_SD_ERROR_DETAIL_STATUS 0x2c
40#define CTL_SD_DATA_PORT 0x30
41#define CTL_TRANSACTION_CTL 0x34
42#define CTL_SDIO_STATUS 0x36
43#define CTL_SDIO_IRQ_MASK 0x38
44#define CTL_DMA_ENABLE 0xd8
45#define CTL_RESET_SD 0xe0
46#define CTL_VERSION 0xe2
47#define CTL_SDIO_REGS 0x100
48#define CTL_CLK_AND_WAIT_CTL 0x138
49#define CTL_RESET_SDIO 0x1e0
50
51/* Definitions for values the CTRL_STATUS register can take. */
52#define TMIO_STAT_CMDRESPEND 0x00000001
53#define TMIO_STAT_DATAEND 0x00000004
54#define TMIO_STAT_CARD_REMOVE 0x00000008
55#define TMIO_STAT_CARD_INSERT 0x00000010
56#define TMIO_STAT_SIGSTATE 0x00000020
57#define TMIO_STAT_WRPROTECT 0x00000080
58#define TMIO_STAT_CARD_REMOVE_A 0x00000100
59#define TMIO_STAT_CARD_INSERT_A 0x00000200
60#define TMIO_STAT_SIGSTATE_A 0x00000400
61#define TMIO_STAT_CMD_IDX_ERR 0x00010000
62#define TMIO_STAT_CRCFAIL 0x00020000
63#define TMIO_STAT_STOPBIT_ERR 0x00040000
64#define TMIO_STAT_DATATIMEOUT 0x00080000
65#define TMIO_STAT_RXOVERFLOW 0x00100000
66#define TMIO_STAT_TXUNDERRUN 0x00200000
67#define TMIO_STAT_CMDTIMEOUT 0x00400000
68#define TMIO_STAT_RXRDY 0x01000000
69#define TMIO_STAT_TXRQ 0x02000000
70#define TMIO_STAT_ILL_FUNC 0x20000000
71#define TMIO_STAT_CMD_BUSY 0x40000000
72#define TMIO_STAT_ILL_ACCESS 0x80000000
73
74#define TMIO_STATUS2_DAT0 BIT(7)
75
76#define CLK_CTL_DIV_MASK 0xff
77#define CLK_CTL_SCLKEN BIT(8)
78
79#define TMIO_BBS 512 /* Boot block size */
80
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +010081/* Definitions for values the CTRL_SDIO_STATUS register can take. */
Simon Hormancba179a2011-03-24 09:48:36 +010082#define TMIO_SDIO_STAT_IOIRQ 0x0001
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +010083#define TMIO_SDIO_STAT_EXPUB52 0x4000
Simon Hormancba179a2011-03-24 09:48:36 +010084#define TMIO_SDIO_STAT_EXWT 0x8000
85#define TMIO_SDIO_MASK_ALL 0xc007
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +010086
87/* Define some IRQ masks */
88/* This is the mask used at reset by the chip */
89#define TMIO_MASK_ALL 0x837f031d
90#define TMIO_MASK_READOP (TMIO_STAT_RXRDY | TMIO_STAT_DATAEND)
91#define TMIO_MASK_WRITEOP (TMIO_STAT_TXRQ | TMIO_STAT_DATAEND)
92#define TMIO_MASK_CMD (TMIO_STAT_CMDRESPEND | TMIO_STAT_CMDTIMEOUT | \
93 TMIO_STAT_CARD_REMOVE | TMIO_STAT_CARD_INSERT)
94#define TMIO_MASK_IRQ (TMIO_MASK_READOP | TMIO_MASK_WRITEOP | TMIO_MASK_CMD)
95
96struct tmio_mmc_data;
Kuninori Morimoto5add2ac2015-01-13 04:59:05 +000097struct tmio_mmc_host;
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +010098
Kuninori Morimoto7ecc09b2015-01-13 04:57:33 +000099struct tmio_mmc_dma {
Kuninori Morimoto361936e2015-01-13 04:59:14 +0000100 enum dma_slave_buswidth dma_buswidth;
Kuninori Morimoto7ecc09b2015-01-13 04:57:33 +0000101 bool (*filter)(struct dma_chan *chan, void *arg);
Kuninori Morimoto5add2ac2015-01-13 04:59:05 +0000102 void (*enable)(struct tmio_mmc_host *host, bool enable);
Kuninori Morimoto7ecc09b2015-01-13 04:57:33 +0000103};
104
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100105struct tmio_mmc_host {
106 void __iomem *ctl;
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100107 struct mmc_command *cmd;
108 struct mmc_request *mrq;
109 struct mmc_data *data;
110 struct mmc_host *mmc;
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100111
112 /* Callbacks for clock / power control */
113 void (*set_pwr)(struct platform_device *host, int state);
114 void (*set_clk_div)(struct platform_device *host, int state);
115
116 /* pio related stuff */
117 struct scatterlist *sg_ptr;
118 struct scatterlist *sg_orig;
119 unsigned int sg_len;
120 unsigned int sg_off;
Kuninori Morimoto7445bf92015-01-13 04:58:20 +0000121 unsigned long bus_shift;
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100122
123 struct platform_device *pdev;
124 struct tmio_mmc_data *pdata;
Kuninori Morimoto7ecc09b2015-01-13 04:57:33 +0000125 struct tmio_mmc_dma *dma;
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100126
127 /* DMA support */
128 bool force_pio;
129 struct dma_chan *chan_rx;
130 struct dma_chan *chan_tx;
131 struct tasklet_struct dma_complete;
132 struct tasklet_struct dma_issue;
133 struct scatterlist bounce_sg;
134 u8 *bounce_buf;
135
136 /* Track lost interrupts */
137 struct delayed_work delayed_reset_work;
Guennadi Liakhovetskib9269fd2011-07-14 12:12:38 +0200138 struct work_struct done;
139
Ulf Hanssonae12d252013-10-30 00:16:17 +0100140 /* Cache */
Simon Horman54680fe2011-08-25 10:27:25 +0900141 u32 sdcard_irq_mask;
142 u32 sdio_irq_mask;
Ulf Hanssonae12d252013-10-30 00:16:17 +0100143 unsigned int clk_cache;
Simon Horman54680fe2011-08-25 10:27:25 +0900144
Guennadi Liakhovetskib9269fd2011-07-14 12:12:38 +0200145 spinlock_t lock; /* protect host private data */
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100146 unsigned long last_req_ts;
Guennadi Liakhovetskib9269fd2011-07-14 12:12:38 +0200147 struct mutex ios_lock; /* protect set_ios() context */
Guennadi Liakhovetski2b1ac5c2012-02-09 22:57:08 +0100148 bool native_hotplug;
Ulf Hansson7501c432013-10-24 15:58:45 +0200149 bool sdio_irq_enabled;
Kuninori Morimotodfe9a222015-01-13 04:57:42 +0000150
151 int (*write16_hook)(struct tmio_mmc_host *host, int addr);
Ben Hutchings0ea28212016-04-01 17:44:31 +0200152 int (*clk_enable)(struct tmio_mmc_host *host);
Ben Hutchings2fb55952016-04-01 17:44:32 +0200153 unsigned int (*clk_update)(struct tmio_mmc_host *host,
154 unsigned int new_clock);
Ben Hutchings0ea28212016-04-01 17:44:31 +0200155 void (*clk_disable)(struct tmio_mmc_host *host);
Kuninori Morimoto85c02dd2015-01-13 04:58:10 +0000156 int (*multi_io_quirk)(struct mmc_card *card,
157 unsigned int direction, int blk_size);
Wolfram Sang452e5ee2016-04-01 17:44:33 +0200158 int (*start_signal_voltage_switch)(struct mmc_host *mmc,
159 struct mmc_ios *ios);
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100160};
161
Kuninori Morimoto94b110a2015-01-13 04:57:22 +0000162struct tmio_mmc_host *tmio_mmc_host_alloc(struct platform_device *pdev);
163void tmio_mmc_host_free(struct tmio_mmc_host *host);
164int tmio_mmc_host_probe(struct tmio_mmc_host *host,
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100165 struct tmio_mmc_data *pdata);
166void tmio_mmc_host_remove(struct tmio_mmc_host *host);
167void tmio_mmc_do_data_irq(struct tmio_mmc_host *host);
168
169void tmio_mmc_enable_mmc_irqs(struct tmio_mmc_host *host, u32 i);
170void tmio_mmc_disable_mmc_irqs(struct tmio_mmc_host *host, u32 i);
Magnus Damm8e7bfdb2011-05-06 11:02:33 +0000171irqreturn_t tmio_mmc_irq(int irq, void *devid);
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100172
173static inline char *tmio_mmc_kmap_atomic(struct scatterlist *sg,
174 unsigned long *flags)
175{
176 local_irq_save(*flags);
Cong Wang482fce92011-11-27 13:27:00 +0800177 return kmap_atomic(sg_page(sg)) + sg->offset;
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100178}
179
180static inline void tmio_mmc_kunmap_atomic(struct scatterlist *sg,
181 unsigned long *flags, void *virt)
182{
Cong Wang482fce92011-11-27 13:27:00 +0800183 kunmap_atomic(virt - sg->offset);
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100184 local_irq_restore(*flags);
185}
186
Guennadi Liakhovetski42051e82011-03-14 09:52:33 +0100187#if defined(CONFIG_MMC_SDHI) || defined(CONFIG_MMC_SDHI_MODULE)
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100188void tmio_mmc_start_dma(struct tmio_mmc_host *host, struct mmc_data *data);
Guennadi Liakhovetski162f43e2011-07-14 18:39:10 +0200189void tmio_mmc_enable_dma(struct tmio_mmc_host *host, bool enable);
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100190void tmio_mmc_request_dma(struct tmio_mmc_host *host, struct tmio_mmc_data *pdata);
191void tmio_mmc_release_dma(struct tmio_mmc_host *host);
Guennadi Liakhovetskie3de2be2012-01-06 13:06:51 +0100192void tmio_mmc_abort_dma(struct tmio_mmc_host *host);
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100193#else
194static inline void tmio_mmc_start_dma(struct tmio_mmc_host *host,
195 struct mmc_data *data)
196{
197}
198
Guennadi Liakhovetski162f43e2011-07-14 18:39:10 +0200199static inline void tmio_mmc_enable_dma(struct tmio_mmc_host *host, bool enable)
200{
201}
202
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100203static inline void tmio_mmc_request_dma(struct tmio_mmc_host *host,
204 struct tmio_mmc_data *pdata)
205{
206 host->chan_tx = NULL;
207 host->chan_rx = NULL;
208}
209
210static inline void tmio_mmc_release_dma(struct tmio_mmc_host *host)
211{
212}
Guennadi Liakhovetskie3de2be2012-01-06 13:06:51 +0100213
214static inline void tmio_mmc_abort_dma(struct tmio_mmc_host *host)
215{
216}
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100217#endif
218
Ulf Hansson9ade7db2014-08-25 12:03:20 +0200219#ifdef CONFIG_PM
Guennadi Liakhovetski7311bef2011-05-11 16:51:11 +0000220int tmio_mmc_host_runtime_suspend(struct device *dev);
221int tmio_mmc_host_runtime_resume(struct device *dev);
Ulf Hansson710dec92013-10-23 14:55:07 +0200222#endif
Guennadi Liakhovetski7311bef2011-05-11 16:51:11 +0000223
Simon Hormana11862d2011-06-21 08:00:09 +0900224static inline u16 sd_ctrl_read16(struct tmio_mmc_host *host, int addr)
225{
Kuninori Morimoto7445bf92015-01-13 04:58:20 +0000226 return readw(host->ctl + (addr << host->bus_shift));
Simon Hormana11862d2011-06-21 08:00:09 +0900227}
228
229static inline void sd_ctrl_read16_rep(struct tmio_mmc_host *host, int addr,
230 u16 *buf, int count)
231{
Kuninori Morimoto7445bf92015-01-13 04:58:20 +0000232 readsw(host->ctl + (addr << host->bus_shift), buf, count);
Simon Hormana11862d2011-06-21 08:00:09 +0900233}
234
235static inline u32 sd_ctrl_read32(struct tmio_mmc_host *host, int addr)
236{
Kuninori Morimoto7445bf92015-01-13 04:58:20 +0000237 return readw(host->ctl + (addr << host->bus_shift)) |
238 readw(host->ctl + ((addr + 2) << host->bus_shift)) << 16;
Simon Hormana11862d2011-06-21 08:00:09 +0900239}
240
241static inline void sd_ctrl_write16(struct tmio_mmc_host *host, int addr, u16 val)
242{
Simon Horman973ed3a2011-06-21 08:00:10 +0900243 /* If there is a hook and it returns non-zero then there
244 * is an error and the write should be skipped
245 */
Kuninori Morimotodfe9a222015-01-13 04:57:42 +0000246 if (host->write16_hook && host->write16_hook(host, addr))
Simon Horman973ed3a2011-06-21 08:00:10 +0900247 return;
Kuninori Morimoto7445bf92015-01-13 04:58:20 +0000248 writew(val, host->ctl + (addr << host->bus_shift));
Simon Hormana11862d2011-06-21 08:00:09 +0900249}
250
251static inline void sd_ctrl_write16_rep(struct tmio_mmc_host *host, int addr,
252 u16 *buf, int count)
253{
Kuninori Morimoto7445bf92015-01-13 04:58:20 +0000254 writesw(host->ctl + (addr << host->bus_shift), buf, count);
Simon Hormana11862d2011-06-21 08:00:09 +0900255}
256
257static inline void sd_ctrl_write32(struct tmio_mmc_host *host, int addr, u32 val)
258{
Kuninori Morimoto7445bf92015-01-13 04:58:20 +0000259 writew(val, host->ctl + (addr << host->bus_shift));
260 writew(val >> 16, host->ctl + ((addr + 2) << host->bus_shift));
Simon Hormana11862d2011-06-21 08:00:09 +0900261}
262
263
Guennadi Liakhovetskib6147492011-03-23 12:42:44 +0100264#endif