The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 1 | #ifndef COMMON_XML |
| 2 | #define COMMON_XML |
| 3 | |
| 4 | /* Autogenerated file, DO NOT EDIT manually! |
| 5 | |
| 6 | This file was generated by the rules-ng-ng headergen tool in this git repository: |
| 7 | http://0x04.net/cgit/index.cgi/rules-ng-ng |
| 8 | git clone git://0x04.net/rules-ng-ng |
| 9 | |
| 10 | The rules-ng-ng source files this header was generated from are: |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 11 | - texdesc_3d.xml ( 3183 bytes, from 2017-12-18 16:51:59) |
| 12 | - copyright.xml ( 1597 bytes, from 2016-12-08 16:37:56) |
| 13 | - common.xml ( 35468 bytes, from 2018-01-22 13:48:54) |
| 14 | - common_3d.xml ( 14615 bytes, from 2017-12-18 16:51:59) |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 15 | |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 16 | Copyright (C) 2012-2018 by the following authors: |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 17 | - Wladimir J. van der Laan <laanwj@gmail.com> |
| 18 | - Christian Gmeiner <christian.gmeiner@gmail.com> |
| 19 | - Lucas Stach <l.stach@pengutronix.de> |
| 20 | - Russell King <rmk@arm.linux.org.uk> |
| 21 | |
| 22 | Permission is hereby granted, free of charge, to any person obtaining a |
| 23 | copy of this software and associated documentation files (the "Software"), |
| 24 | to deal in the Software without restriction, including without limitation |
| 25 | the rights to use, copy, modify, merge, publish, distribute, sub license, |
| 26 | and/or sell copies of the Software, and to permit persons to whom the |
| 27 | Software is furnished to do so, subject to the following conditions: |
| 28 | |
| 29 | The above copyright notice and this permission notice (including the |
| 30 | next paragraph) shall be included in all copies or substantial portions |
| 31 | of the Software. |
| 32 | |
| 33 | THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR |
| 34 | IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, |
| 35 | FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL |
| 36 | THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER |
| 37 | LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING |
| 38 | FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER |
| 39 | DEALINGS IN THE SOFTWARE. |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 40 | */ |
| 41 | |
| 42 | |
| 43 | #define PIPE_ID_PIPE_3D 0x00000000 |
| 44 | #define PIPE_ID_PIPE_2D 0x00000001 |
| 45 | #define SYNC_RECIPIENT_FE 0x00000001 |
| 46 | #define SYNC_RECIPIENT_RA 0x00000005 |
| 47 | #define SYNC_RECIPIENT_PE 0x00000007 |
| 48 | #define SYNC_RECIPIENT_DE 0x0000000b |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 49 | #define SYNC_RECIPIENT_BLT 0x00000010 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 50 | #define ENDIAN_MODE_NO_SWAP 0x00000000 |
| 51 | #define ENDIAN_MODE_SWAP_16 0x00000001 |
| 52 | #define ENDIAN_MODE_SWAP_32 0x00000002 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 53 | #define chipModel_GC200 0x00000200 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 54 | #define chipModel_GC300 0x00000300 |
| 55 | #define chipModel_GC320 0x00000320 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 56 | #define chipModel_GC328 0x00000328 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 57 | #define chipModel_GC350 0x00000350 |
| 58 | #define chipModel_GC355 0x00000355 |
| 59 | #define chipModel_GC400 0x00000400 |
| 60 | #define chipModel_GC410 0x00000410 |
| 61 | #define chipModel_GC420 0x00000420 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 62 | #define chipModel_GC428 0x00000428 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 63 | #define chipModel_GC450 0x00000450 |
| 64 | #define chipModel_GC500 0x00000500 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 65 | #define chipModel_GC520 0x00000520 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 66 | #define chipModel_GC530 0x00000530 |
| 67 | #define chipModel_GC600 0x00000600 |
| 68 | #define chipModel_GC700 0x00000700 |
| 69 | #define chipModel_GC800 0x00000800 |
| 70 | #define chipModel_GC860 0x00000860 |
| 71 | #define chipModel_GC880 0x00000880 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 72 | #define chipModel_GC900 0x00000900 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 73 | #define chipModel_GC1000 0x00001000 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 74 | #define chipModel_GC1500 0x00001500 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 75 | #define chipModel_GC2000 0x00002000 |
| 76 | #define chipModel_GC2100 0x00002100 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 77 | #define chipModel_GC2200 0x00002200 |
| 78 | #define chipModel_GC2500 0x00002500 |
| 79 | #define chipModel_GC3000 0x00003000 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 80 | #define chipModel_GC4000 0x00004000 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 81 | #define chipModel_GC5000 0x00005000 |
| 82 | #define chipModel_GC5200 0x00005200 |
| 83 | #define chipModel_GC6400 0x00006400 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 84 | #define chipModel_GC7000 0x00007000 |
| 85 | #define chipModel_GC7400 0x00007400 |
| 86 | #define chipModel_GC8000 0x00008000 |
| 87 | #define chipModel_GC8100 0x00008100 |
| 88 | #define chipModel_GC8200 0x00008200 |
| 89 | #define chipModel_GC8400 0x00008400 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 90 | #define RGBA_BITS_R 0x00000001 |
| 91 | #define RGBA_BITS_G 0x00000002 |
| 92 | #define RGBA_BITS_B 0x00000004 |
| 93 | #define RGBA_BITS_A 0x00000008 |
| 94 | #define chipFeatures_FAST_CLEAR 0x00000001 |
| 95 | #define chipFeatures_SPECIAL_ANTI_ALIASING 0x00000002 |
| 96 | #define chipFeatures_PIPE_3D 0x00000004 |
| 97 | #define chipFeatures_DXT_TEXTURE_COMPRESSION 0x00000008 |
| 98 | #define chipFeatures_DEBUG_MODE 0x00000010 |
| 99 | #define chipFeatures_Z_COMPRESSION 0x00000020 |
| 100 | #define chipFeatures_YUV420_SCALER 0x00000040 |
| 101 | #define chipFeatures_MSAA 0x00000080 |
| 102 | #define chipFeatures_DC 0x00000100 |
| 103 | #define chipFeatures_PIPE_2D 0x00000200 |
| 104 | #define chipFeatures_ETC1_TEXTURE_COMPRESSION 0x00000400 |
| 105 | #define chipFeatures_FAST_SCALER 0x00000800 |
| 106 | #define chipFeatures_HIGH_DYNAMIC_RANGE 0x00001000 |
| 107 | #define chipFeatures_YUV420_TILER 0x00002000 |
| 108 | #define chipFeatures_MODULE_CG 0x00004000 |
| 109 | #define chipFeatures_MIN_AREA 0x00008000 |
| 110 | #define chipFeatures_NO_EARLY_Z 0x00010000 |
| 111 | #define chipFeatures_NO_422_TEXTURE 0x00020000 |
| 112 | #define chipFeatures_BUFFER_INTERLEAVING 0x00040000 |
| 113 | #define chipFeatures_BYTE_WRITE_2D 0x00080000 |
| 114 | #define chipFeatures_NO_SCALER 0x00100000 |
| 115 | #define chipFeatures_YUY2_AVERAGING 0x00200000 |
| 116 | #define chipFeatures_HALF_PE_CACHE 0x00400000 |
| 117 | #define chipFeatures_HALF_TX_CACHE 0x00800000 |
| 118 | #define chipFeatures_YUY2_RENDER_TARGET 0x01000000 |
| 119 | #define chipFeatures_MEM32 0x02000000 |
| 120 | #define chipFeatures_PIPE_VG 0x04000000 |
| 121 | #define chipFeatures_VGTS 0x08000000 |
| 122 | #define chipFeatures_FE20 0x10000000 |
| 123 | #define chipFeatures_BYTE_WRITE_3D 0x20000000 |
| 124 | #define chipFeatures_RS_YUV_TARGET 0x40000000 |
| 125 | #define chipFeatures_32_BIT_INDICES 0x80000000 |
| 126 | #define chipMinorFeatures0_FLIP_Y 0x00000001 |
| 127 | #define chipMinorFeatures0_DUAL_RETURN_BUS 0x00000002 |
| 128 | #define chipMinorFeatures0_ENDIANNESS_CONFIG 0x00000004 |
| 129 | #define chipMinorFeatures0_TEXTURE_8K 0x00000008 |
| 130 | #define chipMinorFeatures0_CORRECT_TEXTURE_CONVERTER 0x00000010 |
| 131 | #define chipMinorFeatures0_SPECIAL_MSAA_LOD 0x00000020 |
| 132 | #define chipMinorFeatures0_FAST_CLEAR_FLUSH 0x00000040 |
| 133 | #define chipMinorFeatures0_2DPE20 0x00000080 |
| 134 | #define chipMinorFeatures0_CORRECT_AUTO_DISABLE 0x00000100 |
| 135 | #define chipMinorFeatures0_RENDERTARGET_8K 0x00000200 |
| 136 | #define chipMinorFeatures0_2BITPERTILE 0x00000400 |
| 137 | #define chipMinorFeatures0_SEPARATE_TILE_STATUS_WHEN_INTERLEAVED 0x00000800 |
| 138 | #define chipMinorFeatures0_SUPER_TILED 0x00001000 |
| 139 | #define chipMinorFeatures0_VG_20 0x00002000 |
| 140 | #define chipMinorFeatures0_TS_EXTENDED_COMMANDS 0x00004000 |
| 141 | #define chipMinorFeatures0_COMPRESSION_FIFO_FIXED 0x00008000 |
| 142 | #define chipMinorFeatures0_HAS_SIGN_FLOOR_CEIL 0x00010000 |
| 143 | #define chipMinorFeatures0_VG_FILTER 0x00020000 |
| 144 | #define chipMinorFeatures0_VG_21 0x00040000 |
| 145 | #define chipMinorFeatures0_SHADER_HAS_W 0x00080000 |
| 146 | #define chipMinorFeatures0_HAS_SQRT_TRIG 0x00100000 |
| 147 | #define chipMinorFeatures0_MORE_MINOR_FEATURES 0x00200000 |
| 148 | #define chipMinorFeatures0_MC20 0x00400000 |
| 149 | #define chipMinorFeatures0_MSAA_SIDEBAND 0x00800000 |
| 150 | #define chipMinorFeatures0_BUG_FIXES0 0x01000000 |
| 151 | #define chipMinorFeatures0_VAA 0x02000000 |
| 152 | #define chipMinorFeatures0_BYPASS_IN_MSAA 0x04000000 |
| 153 | #define chipMinorFeatures0_HZ 0x08000000 |
| 154 | #define chipMinorFeatures0_NEW_TEXTURE 0x10000000 |
| 155 | #define chipMinorFeatures0_2D_A8_TARGET 0x20000000 |
| 156 | #define chipMinorFeatures0_CORRECT_STENCIL 0x40000000 |
| 157 | #define chipMinorFeatures0_ENHANCE_VR 0x80000000 |
| 158 | #define chipMinorFeatures1_RSUV_SWIZZLE 0x00000001 |
| 159 | #define chipMinorFeatures1_V2_COMPRESSION 0x00000002 |
| 160 | #define chipMinorFeatures1_VG_DOUBLE_BUFFER 0x00000004 |
| 161 | #define chipMinorFeatures1_EXTRA_EVENT_STATES 0x00000008 |
| 162 | #define chipMinorFeatures1_NO_STRIPING_NEEDED 0x00000010 |
| 163 | #define chipMinorFeatures1_TEXTURE_STRIDE 0x00000020 |
| 164 | #define chipMinorFeatures1_BUG_FIXES3 0x00000040 |
| 165 | #define chipMinorFeatures1_AUTO_DISABLE 0x00000080 |
| 166 | #define chipMinorFeatures1_AUTO_RESTART_TS 0x00000100 |
| 167 | #define chipMinorFeatures1_DISABLE_PE_GATING 0x00000200 |
| 168 | #define chipMinorFeatures1_L2_WINDOWING 0x00000400 |
| 169 | #define chipMinorFeatures1_HALF_FLOAT 0x00000800 |
| 170 | #define chipMinorFeatures1_PIXEL_DITHER 0x00001000 |
| 171 | #define chipMinorFeatures1_TWO_STENCIL_REFERENCE 0x00002000 |
| 172 | #define chipMinorFeatures1_EXTENDED_PIXEL_FORMAT 0x00004000 |
| 173 | #define chipMinorFeatures1_CORRECT_MIN_MAX_DEPTH 0x00008000 |
| 174 | #define chipMinorFeatures1_2D_DITHER 0x00010000 |
| 175 | #define chipMinorFeatures1_BUG_FIXES5 0x00020000 |
| 176 | #define chipMinorFeatures1_NEW_2D 0x00040000 |
| 177 | #define chipMinorFeatures1_NEW_FP 0x00080000 |
| 178 | #define chipMinorFeatures1_TEXTURE_HALIGN 0x00100000 |
| 179 | #define chipMinorFeatures1_NON_POWER_OF_TWO 0x00200000 |
| 180 | #define chipMinorFeatures1_LINEAR_TEXTURE_SUPPORT 0x00400000 |
| 181 | #define chipMinorFeatures1_HALTI0 0x00800000 |
| 182 | #define chipMinorFeatures1_CORRECT_OVERFLOW_VG 0x01000000 |
| 183 | #define chipMinorFeatures1_NEGATIVE_LOG_FIX 0x02000000 |
| 184 | #define chipMinorFeatures1_RESOLVE_OFFSET 0x04000000 |
| 185 | #define chipMinorFeatures1_OK_TO_GATE_AXI_CLOCK 0x08000000 |
| 186 | #define chipMinorFeatures1_MMU_VERSION 0x10000000 |
| 187 | #define chipMinorFeatures1_WIDE_LINE 0x20000000 |
| 188 | #define chipMinorFeatures1_BUG_FIXES6 0x40000000 |
| 189 | #define chipMinorFeatures1_FC_FLUSH_STALL 0x80000000 |
| 190 | #define chipMinorFeatures2_LINE_LOOP 0x00000001 |
| 191 | #define chipMinorFeatures2_LOGIC_OP 0x00000002 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 192 | #define chipMinorFeatures2_SEAMLESS_CUBE_MAP 0x00000004 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 193 | #define chipMinorFeatures2_SUPERTILED_TEXTURE 0x00000008 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 194 | #define chipMinorFeatures2_LINEAR_PE 0x00000010 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 195 | #define chipMinorFeatures2_RECT_PRIMITIVE 0x00000020 |
| 196 | #define chipMinorFeatures2_COMPOSITION 0x00000040 |
| 197 | #define chipMinorFeatures2_CORRECT_AUTO_DISABLE_COUNT 0x00000080 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 198 | #define chipMinorFeatures2_PE_SWIZZLE 0x00000100 |
| 199 | #define chipMinorFeatures2_END_EVENT 0x00000200 |
| 200 | #define chipMinorFeatures2_S1S8 0x00000400 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 201 | #define chipMinorFeatures2_HALTI1 0x00000800 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 202 | #define chipMinorFeatures2_RGB888 0x00001000 |
| 203 | #define chipMinorFeatures2_TX__YUV_ASSEMBLER 0x00002000 |
| 204 | #define chipMinorFeatures2_DYNAMIC_FREQUENCY_SCALING 0x00004000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 205 | #define chipMinorFeatures2_TX_FILTER 0x00008000 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 206 | #define chipMinorFeatures2_FULL_DIRECTFB 0x00010000 |
| 207 | #define chipMinorFeatures2_2D_TILING 0x00020000 |
| 208 | #define chipMinorFeatures2_THREAD_WALKER_IN_PS 0x00040000 |
| 209 | #define chipMinorFeatures2_TILE_FILLER 0x00080000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 210 | #define chipMinorFeatures2_YUV_STANDARD 0x00100000 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 211 | #define chipMinorFeatures2_2D_MULTI_SOURCE_BLIT 0x00200000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 212 | #define chipMinorFeatures2_YUV_CONVERSION 0x00400000 |
| 213 | #define chipMinorFeatures2_FLUSH_FIXED_2D 0x00800000 |
| 214 | #define chipMinorFeatures2_INTERLEAVER 0x01000000 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 215 | #define chipMinorFeatures2_MIXED_STREAMS 0x02000000 |
| 216 | #define chipMinorFeatures2_2D_420_L2CACHE 0x04000000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 217 | #define chipMinorFeatures2_BUG_FIXES7 0x08000000 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 218 | #define chipMinorFeatures2_2D_NO_INDEX8_BRUSH 0x10000000 |
| 219 | #define chipMinorFeatures2_TEXTURE_TILED_READ 0x20000000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 220 | #define chipMinorFeatures2_DECOMPRESS_Z16 0x40000000 |
| 221 | #define chipMinorFeatures2_BUG_FIXES8 0x80000000 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 222 | #define chipMinorFeatures3_ROTATION_STALL_FIX 0x00000001 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 223 | #define chipMinorFeatures3_OCL_ONLY 0x00000002 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 224 | #define chipMinorFeatures3_2D_MULTI_SOURCE_BLT_EX 0x00000004 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 225 | #define chipMinorFeatures3_INSTRUCTION_CACHE 0x00000008 |
| 226 | #define chipMinorFeatures3_GEOMETRY_SHADER 0x00000010 |
| 227 | #define chipMinorFeatures3_TEX_COMPRESSION_SUPERTILED 0x00000020 |
| 228 | #define chipMinorFeatures3_GENERICS 0x00000040 |
| 229 | #define chipMinorFeatures3_BUG_FIXES9 0x00000080 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 230 | #define chipMinorFeatures3_FAST_MSAA 0x00000100 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 231 | #define chipMinorFeatures3_WCLIP 0x00000200 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 232 | #define chipMinorFeatures3_BUG_FIXES10 0x00000400 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 233 | #define chipMinorFeatures3_UNIFIED_SAMPLERS 0x00000800 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 234 | #define chipMinorFeatures3_BUG_FIXES11 0x00001000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 235 | #define chipMinorFeatures3_PERFORMANCE_COUNTERS 0x00002000 |
| 236 | #define chipMinorFeatures3_HAS_FAST_TRANSCENDENTALS 0x00004000 |
| 237 | #define chipMinorFeatures3_BUG_FIXES12 0x00008000 |
| 238 | #define chipMinorFeatures3_BUG_FIXES13 0x00010000 |
| 239 | #define chipMinorFeatures3_DE_ENHANCEMENTS1 0x00020000 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 240 | #define chipMinorFeatures3_ACE 0x00040000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 241 | #define chipMinorFeatures3_TX_ENHANCEMENTS1 0x00080000 |
| 242 | #define chipMinorFeatures3_SH_ENHANCEMENTS1 0x00100000 |
| 243 | #define chipMinorFeatures3_SH_ENHANCEMENTS2 0x00200000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 244 | #define chipMinorFeatures3_PE_ENHANCEMENTS1 0x00400000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 245 | #define chipMinorFeatures3_2D_FC_SOURCE 0x00800000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 246 | #define chipMinorFeatures3_BUG_FIXES_14 0x01000000 |
| 247 | #define chipMinorFeatures3_POWER_OPTIMIZATIONS_0 0x02000000 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 248 | #define chipMinorFeatures3_NEW_HZ 0x04000000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 249 | #define chipMinorFeatures3_PE_DITHER_FIX 0x08000000 |
| 250 | #define chipMinorFeatures3_DE_ENHANCEMENTS3 0x10000000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 251 | #define chipMinorFeatures3_SH_ENHANCEMENTS3 0x20000000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 252 | #define chipMinorFeatures3_SH_ENHANCEMENTS4 0x40000000 |
| 253 | #define chipMinorFeatures3_TX_ENHANCEMENTS2 0x80000000 |
| 254 | #define chipMinorFeatures4_FE_ENHANCEMENTS1 0x00000001 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 255 | #define chipMinorFeatures4_PE_ENHANCEMENTS2 0x00000002 |
| 256 | #define chipMinorFeatures4_FRUSTUM_CLIP_FIX 0x00000004 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 257 | #define chipMinorFeatures4_DE_NO_GAMMA 0x00000008 |
| 258 | #define chipMinorFeatures4_PA_ENHANCEMENTS_2 0x00000010 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 259 | #define chipMinorFeatures4_2D_GAMMA 0x00000020 |
| 260 | #define chipMinorFeatures4_SINGLE_BUFFER 0x00000040 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 261 | #define chipMinorFeatures4_HI_ENHANCEMENTS_1 0x00000080 |
| 262 | #define chipMinorFeatures4_TX_ENHANCEMENTS_3 0x00000100 |
| 263 | #define chipMinorFeatures4_SH_ENHANCEMENTS_5 0x00000200 |
| 264 | #define chipMinorFeatures4_FE_ENHANCEMENTS_2 0x00000400 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 265 | #define chipMinorFeatures4_TX_LERP_PRECISION_FIX 0x00000800 |
| 266 | #define chipMinorFeatures4_2D_COLOR_SPACE_CONVERSION 0x00001000 |
| 267 | #define chipMinorFeatures4_TEXTURE_ASTC 0x00002000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 268 | #define chipMinorFeatures4_PE_ENHANCEMENTS_4 0x00004000 |
| 269 | #define chipMinorFeatures4_MC_ENHANCEMENTS_1 0x00008000 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 270 | #define chipMinorFeatures4_HALTI2 0x00010000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 271 | #define chipMinorFeatures4_2D_MIRROR_EXTENSION 0x00020000 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 272 | #define chipMinorFeatures4_SMALL_MSAA 0x00040000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 273 | #define chipMinorFeatures4_BUG_FIXES_17 0x00080000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 274 | #define chipMinorFeatures4_NEW_RA 0x00100000 |
| 275 | #define chipMinorFeatures4_2D_OPF_YUV_OUTPUT 0x00200000 |
| 276 | #define chipMinorFeatures4_2D_MULTI_SOURCE_BLT_EX2 0x00400000 |
| 277 | #define chipMinorFeatures4_NO_USER_CSC 0x00800000 |
| 278 | #define chipMinorFeatures4_ZFIXES 0x01000000 |
| 279 | #define chipMinorFeatures4_BUG_FIXES18 0x02000000 |
| 280 | #define chipMinorFeatures4_2D_COMPRESSION 0x04000000 |
| 281 | #define chipMinorFeatures4_PROBE 0x08000000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 282 | #define chipMinorFeatures4_MEDIUM_PRECISION 0x10000000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 283 | #define chipMinorFeatures4_2D_SUPER_TILE_VERSION 0x20000000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 284 | #define chipMinorFeatures4_BUG_FIXES19 0x40000000 |
| 285 | #define chipMinorFeatures4_SH_ENHANCEMENTS6 0x80000000 |
| 286 | #define chipMinorFeatures5_SH_ENHANCEMENTS7 0x00000001 |
| 287 | #define chipMinorFeatures5_BUG_FIXES20 0x00000002 |
| 288 | #define chipMinorFeatures5_DE_ADDRESS_40 0x00000004 |
| 289 | #define chipMinorFeatures5_MINI_MMU_FIX 0x00000008 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 290 | #define chipMinorFeatures5_EEZ 0x00000010 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 291 | #define chipMinorFeatures5_BUG_FIXES21 0x00000020 |
| 292 | #define chipMinorFeatures5_EXTRA_VG_CAPS 0x00000040 |
| 293 | #define chipMinorFeatures5_MULTI_SRC_V15 0x00000080 |
| 294 | #define chipMinorFeatures5_BUG_FIXES22 0x00000100 |
Russell King | e2a2e26 | 2016-01-24 17:35:43 +0000 | [diff] [blame] | 295 | #define chipMinorFeatures5_HALTI3 0x00000200 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 296 | #define chipMinorFeatures5_TESSELATION_SHADERS 0x00000400 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 297 | #define chipMinorFeatures5_2D_ONE_PASS_FILTER_TAP 0x00000800 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 298 | #define chipMinorFeatures5_MULTI_SRC_V2_STR_QUAD 0x00001000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 299 | #define chipMinorFeatures5_SEPARATE_SRC_DST 0x00002000 |
| 300 | #define chipMinorFeatures5_HALTI4 0x00004000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 301 | #define chipMinorFeatures5_RA_WRITE_DEPTH 0x00008000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 302 | #define chipMinorFeatures5_ANDROID_ONLY 0x00010000 |
| 303 | #define chipMinorFeatures5_HAS_PRODUCTID 0x00020000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 304 | #define chipMinorFeatures5_TX_SUPPORT_DEC 0x00040000 |
| 305 | #define chipMinorFeatures5_S8_MSAA_COMPRESSION 0x00080000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 306 | #define chipMinorFeatures5_PE_DITHER_FIX2 0x00100000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 307 | #define chipMinorFeatures5_L2_CACHE_REMOVE 0x00200000 |
| 308 | #define chipMinorFeatures5_FE_ALLOW_RND_VTX_CNT 0x00400000 |
| 309 | #define chipMinorFeatures5_CUBE_MAP_FL28 0x00800000 |
| 310 | #define chipMinorFeatures5_TX_6BIT_FRAC 0x01000000 |
| 311 | #define chipMinorFeatures5_FE_ALLOW_STALL_PREFETCH_ENG 0x02000000 |
| 312 | #define chipMinorFeatures5_THIRD_PARTY_COMPRESSION 0x04000000 |
Lucas Stach | 2801c84 | 2017-03-09 16:47:31 +0100 | [diff] [blame] | 313 | #define chipMinorFeatures5_RS_DEPTHSTENCIL_NATIVE_SUPPORT 0x08000000 |
| 314 | #define chipMinorFeatures5_V2_MSAA_COMP_FIX 0x10000000 |
Lucas Stach | 059ad73 | 2018-01-22 12:11:16 +0100 | [diff] [blame] | 315 | #define chipMinorFeatures5_HALTI5 0x20000000 |
| 316 | #define chipMinorFeatures5_EVIS 0x40000000 |
| 317 | #define chipMinorFeatures5_BLT_ENGINE 0x80000000 |
| 318 | #define chipMinorFeatures6_BUG_FIXES_23 0x00000001 |
| 319 | #define chipMinorFeatures6_BUG_FIXES_24 0x00000002 |
| 320 | #define chipMinorFeatures6_DEC 0x00000004 |
| 321 | #define chipMinorFeatures6_VS_TILE_NV12 0x00000008 |
| 322 | #define chipMinorFeatures6_VS_TILE_NV12_10BIT 0x00000010 |
| 323 | #define chipMinorFeatures6_RENDER_TARGET_8 0x00000020 |
| 324 | #define chipMinorFeatures6_TEX_LOD_FLOW_CORR 0x00000040 |
| 325 | #define chipMinorFeatures6_FACE_LOD 0x00000080 |
| 326 | #define chipMinorFeatures6_MULTI_CORE_SEMAPHORE_STALL_V2 0x00000100 |
| 327 | #define chipMinorFeatures6_VMSAA 0x00000200 |
| 328 | #define chipMinorFeatures6_CHIP_ENABLE_LINK 0x00000400 |
| 329 | #define chipMinorFeatures6_MULTI_SRC_BLT_1_5_ENHANCEMENT 0x00000800 |
| 330 | #define chipMinorFeatures6_MULTI_SRC_BLT_BILINEAR_FILTER 0x00001000 |
| 331 | #define chipMinorFeatures6_RA_HZEZ_CLOCK_CONTROL 0x00002000 |
| 332 | #define chipMinorFeatures6_CACHE128B256BPERLINE 0x00004000 |
| 333 | #define chipMinorFeatures6_V4_COMPRESSION 0x00008000 |
| 334 | #define chipMinorFeatures6_PE2D_MAJOR_SUPER_TILE 0x00010000 |
| 335 | #define chipMinorFeatures6_PE_32BPC_COLORMASK_FIX 0x00020000 |
| 336 | #define chipMinorFeatures6_ALPHA_BLENDING_OPT 0x00040000 |
| 337 | #define chipMinorFeatures6_NEW_GPIPE 0x00080000 |
| 338 | #define chipMinorFeatures6_PIPELINE_32_ATTRIBUTES 0x00100000 |
| 339 | #define chipMinorFeatures6_MSAA_SHADING 0x00200000 |
| 340 | #define chipMinorFeatures6_NO_ANISTRO_FILTER 0x00400000 |
| 341 | #define chipMinorFeatures6_NO_ASTC 0x00800000 |
| 342 | #define chipMinorFeatures6_NO_DXT 0x01000000 |
| 343 | #define chipMinorFeatures6_HWTFB 0x02000000 |
| 344 | #define chipMinorFeatures6_RA_DEPTH_WRITE_MSAA1X_FIX 0x04000000 |
| 345 | #define chipMinorFeatures6_EZHZ_CLOCKGATE_FIX 0x08000000 |
| 346 | #define chipMinorFeatures6_SH_SNAP2PAGE_FIX 0x10000000 |
| 347 | #define chipMinorFeatures6_SH_HALFDEPENDENCY_FIX 0x20000000 |
| 348 | #define chipMinorFeatures6_USC_MCFILL_FIX 0x40000000 |
| 349 | #define chipMinorFeatures6_TPG_TCPERF_FIX 0x80000000 |
| 350 | #define chipMinorFeatures7_USC_MDFIFO_OVERFLOW_FIX 0x00000001 |
| 351 | #define chipMinorFeatures7_SH_TEXLD_BARRIER_IN_CS_FIX 0x00000002 |
| 352 | #define chipMinorFeatures7_RS_NEW_BASEADDR 0x00000004 |
| 353 | #define chipMinorFeatures7_PE_8BPP_DUALPIPE_FIX 0x00000008 |
| 354 | #define chipMinorFeatures7_SH_ADVANCED_INSTR 0x00000010 |
| 355 | #define chipMinorFeatures7_SH_FLAT_INTERPOLATION_DUAL16_FIX 0x00000020 |
| 356 | #define chipMinorFeatures7_USC_CONTINUOUS_FLUS_FIX 0x00000040 |
| 357 | #define chipMinorFeatures7_SH_SUPPORT_V4 0x00000080 |
| 358 | #define chipMinorFeatures7_SH_SUPPORT_ALPHA_KILL 0x00000100 |
| 359 | #define chipMinorFeatures7_PE_NO_ALPHA_TEST 0x00000200 |
| 360 | #define chipMinorFeatures7_TX_LOD_NEAREST_SELECT 0x00000400 |
| 361 | #define chipMinorFeatures7_SH_FIX_LDEXP 0x00000800 |
| 362 | #define chipMinorFeatures7_SUPPORT_MOVAI 0x00001000 |
| 363 | #define chipMinorFeatures7_SH_SNAP2PAGE_MAXPAGES_FIX 0x00002000 |
| 364 | #define chipMinorFeatures7_PE_RGBA16I_FIX 0x00004000 |
| 365 | #define chipMinorFeatures7_BLT_8bpp_256TILE_FC_FIX 0x00008000 |
| 366 | #define chipMinorFeatures7_PE_64BIT_FENCE_FIX 0x00010000 |
| 367 | #define chipMinorFeatures7_USC_FULL_CACHE_FIX 0x00020000 |
| 368 | #define chipMinorFeatures7_TX_YUV_ASSEMBLER_10BIT 0x00040000 |
| 369 | #define chipMinorFeatures7_FE_32BIT_INDEX_FIX 0x00080000 |
| 370 | #define chipMinorFeatures7_BLT_64BPP_MASKED_CLEAR_FIX 0x00100000 |
| 371 | #define chipMinorFeatures7_BIT_SECURITY 0x00200000 |
| 372 | #define chipMinorFeatures7_BIT_ROBUSTNESS 0x00400000 |
| 373 | #define chipMinorFeatures7_USC_ATOMIC_FIX 0x00800000 |
| 374 | #define chipMinorFeatures7_SH_PSO_MSAA1x_FIX 0x01000000 |
| 375 | #define chipMinorFeatures7_BIT_USC_VX_PERF_FIX 0x02000000 |
| 376 | #define chipMinorFeatures7_EVIS_NO_ABSDIFF 0x04000000 |
| 377 | #define chipMinorFeatures7_EVIS_NO_BITREPLACE 0x08000000 |
| 378 | #define chipMinorFeatures7_EVIS_NO_BOXFILTER 0x10000000 |
| 379 | #define chipMinorFeatures7_EVIS_NO_CORDIAC 0x20000000 |
| 380 | #define chipMinorFeatures7_EVIS_NO_DP32 0x40000000 |
| 381 | #define chipMinorFeatures7_EVIS_NO_FILTER 0x80000000 |
| 382 | #define chipMinorFeatures8_EVIS_NO_IADD 0x00000001 |
| 383 | #define chipMinorFeatures8_EVIS_NO_SELECTADD 0x00000002 |
| 384 | #define chipMinorFeatures8_EVIS_LERP_7OUTPUT 0x00000004 |
| 385 | #define chipMinorFeatures8_EVIS_ACCSQ_8OUTPUT 0x00000008 |
| 386 | #define chipMinorFeatures8_USC_GOS_ADDR_FIX 0x00000010 |
| 387 | #define chipMinorFeatures8_TX_8BIT_UVFRAC 0x00000020 |
| 388 | #define chipMinorFeatures8_TX_DESC_CACHE_CLOCKGATE_FIX 0x00000040 |
| 389 | #define chipMinorFeatures8_RSBLT_MSAA_DECOMPRESSION 0x00000080 |
| 390 | #define chipMinorFeatures8_TX_INTEGER_COORDINATE 0x00000100 |
| 391 | #define chipMinorFeatures8_DRAWID 0x00000200 |
| 392 | #define chipMinorFeatures8_PSIO_SAMPLEMASK_IN_R0ZW_FIX 0x00000400 |
| 393 | #define chipMinorFeatures8_TX_INTEGER_COORDINATE_V2 0x00000800 |
| 394 | #define chipMinorFeatures8_MULTI_CORE_BLOCK_SET_CONFIG 0x00001000 |
| 395 | #define chipMinorFeatures8_VG_RESOLVE_ENGINE 0x00002000 |
| 396 | #define chipMinorFeatures8_VG_PE_COLOR_KEY 0x00004000 |
| 397 | #define chipMinorFeatures8_VG_IM_INDEX_FORMAT 0x00008000 |
| 398 | #define chipMinorFeatures8_SNAPPAGE_CMD 0x00010000 |
| 399 | #define chipMinorFeatures8_SH_NO_INDEX_CONST_ON_A0 0x00020000 |
| 400 | #define chipMinorFeatures8_SH_NO_ONECONST_LIMIT 0x00040000 |
| 401 | #define chipMinorFeatures8_SH_IMG_LDST_ON_TEMP 0x00080000 |
| 402 | #define chipMinorFeatures8_COMPUTE_ONLY 0x00100000 |
| 403 | #define chipMinorFeatures8_SH_IMG_LDST_CLAMP 0x00200000 |
| 404 | #define chipMinorFeatures8_SH_ICACHE_ALLOC_COUNT_FIX 0x00400000 |
| 405 | #define chipMinorFeatures8_SH_ICACHE_PREFETCH 0x00800000 |
| 406 | #define chipMinorFeatures8_PE2D_SEPARATE_CACHE 0x01000000 |
| 407 | #define chipMinorFeatures8_VG_AYUV_INPUT_OUTPUT 0x02000000 |
| 408 | #define chipMinorFeatures8_VG_DOUBLE_IMAGE 0x04000000 |
| 409 | #define chipMinorFeatures8_VG_RECTANGLE_STRIPE_MODE 0x08000000 |
| 410 | #define chipMinorFeatures8_VG_MMU 0x10000000 |
| 411 | #define chipMinorFeatures8_VG_IM_FILTER 0x20000000 |
| 412 | #define chipMinorFeatures8_VG_IM_YUV_PACKET 0x40000000 |
| 413 | #define chipMinorFeatures8_VG_IM_YUV_PLANAR 0x80000000 |
| 414 | #define chipMinorFeatures9_VG_PE_YUV_PACKET 0x00000001 |
| 415 | #define chipMinorFeatures9_VG_COLOR_PRECISION_8_BIT 0x00000002 |
| 416 | #define chipMinorFeatures9_PE_MSAA_OQ_FIX 0x00000004 |
| 417 | #define chipMinorFeatures9_PSIO_MSAA_CL_FIX 0x00000008 |
| 418 | #define chipMinorFeatures9_USC_DEFER_FILL_FIX 0x00000010 |
| 419 | #define chipMinorFeatures9_SH_CLOCK_GATE_FIX 0x00000020 |
| 420 | #define chipMinorFeatures9_FE_NEED_DUMMYDRAW 0x00000040 |
| 421 | #define chipMinorFeatures9_PE2D_LINEAR_YUV420_OUTPUT 0x00000080 |
| 422 | #define chipMinorFeatures9_PE2D_LINEAR_YUV420_10BIT 0x00000100 |
| 423 | #define chipMinorFeatures9_MULTI_CLUSTER 0x00000200 |
| 424 | #define chipMinorFeatures9_VG_TS_CULLING 0x00000400 |
| 425 | #define chipMinorFeatures9_VG_FP25 0x00000800 |
| 426 | #define chipMinorFeatures9_SH_MULTI_WG_PACK 0x00001000 |
| 427 | #define chipMinorFeatures9_SH_DUAL16_SAMPLEMASK_ZW 0x00002000 |
| 428 | #define chipMinorFeatures9_TPG_TRIVIAL_MODE_FIX 0x00004000 |
| 429 | #define chipMinorFeatures9_TX_ASTC_MULTISLICE_FIX 0x00008000 |
| 430 | #define chipMinorFeatures9_FE_ROBUST_FIX 0x00010000 |
| 431 | #define chipMinorFeatures9_SH_GPIPE_ACCESS_FULLTEMPS 0x00020000 |
| 432 | #define chipMinorFeatures9_PSIO_INTERLOCK 0x00040000 |
| 433 | #define chipMinorFeatures9_PA_WIDELINE_FIX 0x00080000 |
| 434 | #define chipMinorFeatures9_WIDELINE_HELPER_FIX 0x00100000 |
| 435 | #define chipMinorFeatures9_G2D_3RD_PARTY_COMPRESSION_1_1 0x00200000 |
| 436 | #define chipMinorFeatures9_TX_FLUSH_L1CACHE 0x00400000 |
| 437 | #define chipMinorFeatures9_PE_DITHER_FIX2 0x00800000 |
| 438 | #define chipMinorFeatures9_G2D_DEC400 0x01000000 |
| 439 | #define chipMinorFeatures9_SH_TEXLD_U_FIX 0x02000000 |
| 440 | #define chipMinorFeatures9_MC_FCCACHE_BYTEMASK 0x04000000 |
| 441 | #define chipMinorFeatures9_SH_MULTI_WG_PACK_FIX 0x08000000 |
| 442 | #define chipMinorFeatures9_DC_OVERLAY_SCALING 0x10000000 |
| 443 | #define chipMinorFeatures9_DC_SOURCE_ROTATION 0x20000000 |
| 444 | #define chipMinorFeatures9_DC_TILED 0x40000000 |
| 445 | #define chipMinorFeatures9_DC_YUV_L1 0x80000000 |
| 446 | #define chipMinorFeatures10_DC_D30_OUTPUT 0x00000001 |
| 447 | #define chipMinorFeatures10_DC_MMU 0x00000002 |
| 448 | #define chipMinorFeatures10_DC_COMPRESSION 0x00000004 |
| 449 | #define chipMinorFeatures10_DC_QOS 0x00000008 |
| 450 | #define chipMinorFeatures10_PE_ADVANCE_BLEND_PART0 0x00000010 |
| 451 | #define chipMinorFeatures10_FE_PATCHLIST_FETCH_FIX 0x00000020 |
| 452 | #define chipMinorFeatures10_RA_CG_FIX 0x00000040 |
| 453 | #define chipMinorFeatures10_EVIS_VX2 0x00000080 |
| 454 | #define chipMinorFeatures10_NN_FLOAT 0x00000100 |
| 455 | #define chipMinorFeatures10_DEC400 0x00000200 |
| 456 | #define chipMinorFeatures10_LS_SUPPORT_PERCOMP_DEPENDENCY 0x00000400 |
| 457 | #define chipMinorFeatures10_TP_ENGINE 0x00000800 |
| 458 | #define chipMinorFeatures10_MULTI_CORE_BLOCK_SET_CONFIG2 0x00001000 |
| 459 | #define chipMinorFeatures10_PE_VMSAA_COVERAGE_CACHE_FIX 0x00002000 |
| 460 | #define chipMinorFeatures10_SECURITY_AHB 0x00004000 |
| 461 | #define chipMinorFeatures10_MULTICORE_SEMAPHORESTALL_V3 0x00008000 |
| 462 | #define chipMinorFeatures10_SMALLBATCH 0x00010000 |
| 463 | #define chipMinorFeatures10_SH_CMPLX 0x00020000 |
| 464 | #define chipMinorFeatures10_SH_IDIV0_SWZL_EHS 0x00040000 |
| 465 | #define chipMinorFeatures10_TX_LERP_LESS_BIT 0x00080000 |
| 466 | #define chipMinorFeatures10_SH_GM_ENDIAN 0x00100000 |
| 467 | #define chipMinorFeatures10_SH_GM_USC_UNALLOC 0x00200000 |
| 468 | #define chipMinorFeatures10_SH_END_OF_BB 0x00400000 |
| 469 | #define chipMinorFeatures10_VIP_V7 0x00800000 |
| 470 | #define chipMinorFeatures10_TX_BORDER_CLAMP_FIX 0x01000000 |
| 471 | #define chipMinorFeatures10_SH_IMG_LD_LASTPIXEL_FIX 0x02000000 |
| 472 | #define chipMinorFeatures10_ASYNC_BLT 0x04000000 |
| 473 | #define chipMinorFeatures10_ASYNC_FE_FENCE_FIX 0x08000000 |
| 474 | #define chipMinorFeatures10_PSCS_THROTTLE 0x10000000 |
| 475 | #define chipMinorFeatures10_SEPARATE_LS 0x20000000 |
| 476 | #define chipMinorFeatures10_MCFE 0x40000000 |
| 477 | #define chipMinorFeatures10_WIDELINE_TRIANGLE_EMU 0x80000000 |
| 478 | #define chipMinorFeatures11_VG_RESOLUTION_8K 0x00000001 |
| 479 | #define chipMinorFeatures11_FENCE_32BIT 0x00000002 |
| 480 | #define chipMinorFeatures11_FENCE_64BIT 0x00000004 |
| 481 | #define chipMinorFeatures11_NN_INTERLEVE8 0x00000008 |
| 482 | #define chipMinorFeatures11_TP_REORDER 0x00000010 |
| 483 | #define chipMinorFeatures11_PE_DEPTH_ONLY_OQFIX 0x00000020 |
The etnaviv authors | a8c21a5 | 2015-12-03 18:21:29 +0100 | [diff] [blame] | 484 | |
| 485 | #endif /* COMMON_XML */ |