blob: d31491069f2f4d14d5644ab3b2628e2196a57f4d [file] [log] [blame]
Flora Cuic632d792016-08-02 11:32:41 +08001/*
2 * Copyright 2016 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#ifndef __AMDGPU_TTM_H__
25#define __AMDGPU_TTM_H__
26
Tom St Denisa40cfa02017-09-18 07:14:56 -040027#include "amdgpu.h"
Lucas Stach1b1f42d2017-12-06 17:49:39 +010028#include <drm/gpu_scheduler.h>
Flora Cuic632d792016-08-02 11:32:41 +080029
Christian König283cde62016-09-12 13:34:37 +020030#define AMDGPU_PL_GDS (TTM_PL_PRIV + 0)
31#define AMDGPU_PL_GWS (TTM_PL_PRIV + 1)
32#define AMDGPU_PL_OA (TTM_PL_PRIV + 2)
Flora Cuic632d792016-08-02 11:32:41 +080033
Christian König283cde62016-09-12 13:34:37 +020034#define AMDGPU_PL_FLAG_GDS (TTM_PL_FLAG_PRIV << 0)
35#define AMDGPU_PL_FLAG_GWS (TTM_PL_FLAG_PRIV << 1)
36#define AMDGPU_PL_FLAG_OA (TTM_PL_FLAG_PRIV << 2)
Flora Cuic632d792016-08-02 11:32:41 +080037
Christian Königcc251882017-06-28 12:18:54 +020038#define AMDGPU_GTT_MAX_TRANSFER_SIZE 512
39#define AMDGPU_GTT_NUM_TRANSFER_WINDOWS 2
40
Flora Cuic632d792016-08-02 11:32:41 +080041struct amdgpu_mman {
42 struct ttm_bo_global_ref bo_global_ref;
43 struct drm_global_reference mem_global_ref;
44 struct ttm_bo_device bdev;
45 bool mem_global_referenced;
46 bool initialized;
Amber Linf8f4b9a2018-02-27 10:01:59 -050047 void __iomem *aper_base_kaddr;
Flora Cuic632d792016-08-02 11:32:41 +080048
49#if defined(CONFIG_DEBUG_FS)
Tom St Denisa40cfa02017-09-18 07:14:56 -040050 struct dentry *debugfs_entries[8];
Flora Cuic632d792016-08-02 11:32:41 +080051#endif
52
53 /* buffer handling */
54 const struct amdgpu_buffer_funcs *buffer_funcs;
55 struct amdgpu_ring *buffer_funcs_ring;
Christian Königabca90f2017-06-30 11:05:54 +020056
57 struct mutex gtt_window_lock;
Flora Cuic632d792016-08-02 11:32:41 +080058 /* Scheduler entity for buffer moves */
Lucas Stach1b1f42d2017-12-06 17:49:39 +010059 struct drm_sched_entity entity;
Flora Cuic632d792016-08-02 11:32:41 +080060};
61
Harish Kasiviswanathan1eca5a52017-10-03 15:41:56 -040062struct amdgpu_copy_mem {
63 struct ttm_buffer_object *bo;
64 struct ttm_mem_reg *mem;
65 unsigned long offset;
66};
67
Christian Königbb990bb2016-09-09 16:32:33 +020068extern const struct ttm_mem_type_manager_func amdgpu_gtt_mgr_func;
Christian König6a7f76e2016-08-24 15:51:49 +020069extern const struct ttm_mem_type_manager_func amdgpu_vram_mgr_func;
Christian Königbb990bb2016-09-09 16:32:33 +020070
Christian König3da917b2017-10-27 14:17:09 +020071bool amdgpu_gtt_mgr_has_gart_addr(struct ttm_mem_reg *mem);
Christian König9255d772017-08-07 17:11:33 +020072uint64_t amdgpu_gtt_mgr_usage(struct ttm_mem_type_manager *man);
Christian Königc1c7ce82017-10-16 16:50:32 +020073int amdgpu_gtt_mgr_recover(struct ttm_mem_type_manager *man);
Christian Königbb990bb2016-09-09 16:32:33 +020074
Christian König3c848bb2017-08-07 17:46:49 +020075uint64_t amdgpu_vram_mgr_usage(struct ttm_mem_type_manager *man);
76uint64_t amdgpu_vram_mgr_vis_usage(struct ttm_mem_type_manager *man);
77
Christian Königfc9c8f52017-06-29 11:46:15 +020078int amdgpu_copy_buffer(struct amdgpu_ring *ring, uint64_t src_offset,
79 uint64_t dst_offset, uint32_t byte_count,
Flora Cuic632d792016-08-02 11:32:41 +080080 struct reservation_object *resv,
Christian Königfc9c8f52017-06-29 11:46:15 +020081 struct dma_fence **fence, bool direct_submit,
82 bool vm_needs_flush);
Harish Kasiviswanathan1eca5a52017-10-03 15:41:56 -040083int amdgpu_ttm_copy_mem_to_mem(struct amdgpu_device *adev,
84 struct amdgpu_copy_mem *src,
85 struct amdgpu_copy_mem *dst,
86 uint64_t size,
87 struct reservation_object *resv,
88 struct dma_fence **f);
Flora Cuic632d792016-08-02 11:32:41 +080089int amdgpu_fill_buffer(struct amdgpu_bo *bo,
Christian König44e1bae2018-01-24 19:58:45 +010090 uint32_t src_data,
Flora Cuic632d792016-08-02 11:32:41 +080091 struct reservation_object *resv,
Chris Wilsonf54d1862016-10-25 13:00:45 +010092 struct dma_fence **fence);
Flora Cuic632d792016-08-02 11:32:41 +080093
94int amdgpu_mmap(struct file *filp, struct vm_area_struct *vma);
Christian Königc5835bb2017-10-27 15:43:14 +020095int amdgpu_ttm_alloc_gart(struct ttm_buffer_object *bo);
Christian Königc1c7ce82017-10-16 16:50:32 +020096int amdgpu_ttm_recover_gart(struct ttm_buffer_object *tbo);
Christian Königc855e252016-09-05 17:00:57 +020097
Christian König711becf2017-09-08 17:19:19 +020098int amdgpu_ttm_tt_get_user_pages(struct ttm_tt *ttm, struct page **pages);
99void amdgpu_ttm_tt_set_user_pages(struct ttm_tt *ttm, struct page **pages);
100void amdgpu_ttm_tt_mark_user_pages(struct ttm_tt *ttm);
101int amdgpu_ttm_tt_set_userptr(struct ttm_tt *ttm, uint64_t addr,
102 uint32_t flags);
103bool amdgpu_ttm_tt_has_userptr(struct ttm_tt *ttm);
104struct mm_struct *amdgpu_ttm_tt_get_usermm(struct ttm_tt *ttm);
105bool amdgpu_ttm_tt_affect_userptr(struct ttm_tt *ttm, unsigned long start,
106 unsigned long end);
107bool amdgpu_ttm_tt_userptr_invalidated(struct ttm_tt *ttm,
108 int *last_invalidated);
109bool amdgpu_ttm_tt_userptr_needs_pages(struct ttm_tt *ttm);
110bool amdgpu_ttm_tt_is_readonly(struct ttm_tt *ttm);
111uint64_t amdgpu_ttm_tt_pte_flags(struct amdgpu_device *adev, struct ttm_tt *ttm,
112 struct ttm_mem_reg *mem);
113
Flora Cuic632d792016-08-02 11:32:41 +0800114#endif