blob: 0327bb54b01b43404591718c748c3cf1b52a28c7 [file] [log] [blame]
Hai Lid248b612015-08-13 17:49:29 -04001/*
2 * Copyright (c) 2015, The Linux Foundation. All rights reserved.
3 *
4 * This program is free software; you can redistribute it and/or modify
5 * it under the terms of the GNU General Public License version 2 and
6 * only version 2 as published by the Free Software Foundation.
7 *
8 * This program is distributed in the hope that it will be useful,
9 * but WITHOUT ANY WARRANTY; without even the implied warranty of
10 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11 * GNU General Public License for more details.
12 */
13
14#include "dsi_cfg.h"
15
Archit Tanejacea65db2015-10-12 11:16:48 +053016static const char * const dsi_v2_bus_clk_names[] = {
Rob Clarkdb9a3752017-10-16 13:35:57 -040017 "core_mmss", "iface", "bus",
Archit Tanejacea65db2015-10-12 11:16:48 +053018};
19
20static const struct msm_dsi_config apq8064_dsi_cfg = {
Hai Lid248b612015-08-13 17:49:29 -040021 .io_offset = 0,
Archit Tanejacea65db2015-10-12 11:16:48 +053022 .reg_cfg = {
23 .num = 3,
24 .regs = {
Archit Tanejaf377d592016-04-29 15:19:35 +053025 {"vdda", 100000, 100}, /* 1.2 V */
26 {"avdd", 10000, 100}, /* 3.0 V */
27 {"vddio", 100000, 100}, /* 1.8 V */
Archit Tanejacea65db2015-10-12 11:16:48 +053028 },
29 },
30 .bus_clk_names = dsi_v2_bus_clk_names,
31 .num_bus_clks = ARRAY_SIZE(dsi_v2_bus_clk_names),
Archit Taneja32280d62016-06-23 15:26:04 +053032 .io_start = { 0x4700000, 0x5800000 },
33 .num_dsi = 2,
Hai Lid248b612015-08-13 17:49:29 -040034};
35
Archit Taneja6e0eb522015-10-09 15:21:12 +053036static const char * const dsi_6g_bus_clk_names[] = {
Rob Clarkdb9a3752017-10-16 13:35:57 -040037 "mdp_core", "iface", "bus", "core_mmss",
Archit Taneja6e0eb522015-10-09 15:21:12 +053038};
39
Hai Lid248b612015-08-13 17:49:29 -040040static const struct msm_dsi_config msm8974_apq8084_dsi_cfg = {
41 .io_offset = DSI_6G_REG_SHIFT,
42 .reg_cfg = {
43 .num = 4,
44 .regs = {
Archit Tanejaf377d592016-04-29 15:19:35 +053045 {"gdsc", -1, -1},
46 {"vdd", 150000, 100}, /* 3.0 V */
47 {"vdda", 100000, 100}, /* 1.2 V */
48 {"vddio", 100000, 100}, /* 1.8 V */
Hai Lid248b612015-08-13 17:49:29 -040049 },
50 },
Archit Taneja6e0eb522015-10-09 15:21:12 +053051 .bus_clk_names = dsi_6g_bus_clk_names,
52 .num_bus_clks = ARRAY_SIZE(dsi_6g_bus_clk_names),
Archit Taneja32280d62016-06-23 15:26:04 +053053 .io_start = { 0xfd922800, 0xfd922b00 },
54 .num_dsi = 2,
Archit Taneja6e0eb522015-10-09 15:21:12 +053055};
56
57static const char * const dsi_8916_bus_clk_names[] = {
Rob Clarkdb9a3752017-10-16 13:35:57 -040058 "mdp_core", "iface", "bus",
Hai Lid248b612015-08-13 17:49:29 -040059};
60
61static const struct msm_dsi_config msm8916_dsi_cfg = {
62 .io_offset = DSI_6G_REG_SHIFT,
63 .reg_cfg = {
Archit Taneja52cde8d2016-02-25 11:19:47 +053064 .num = 3,
Hai Lid248b612015-08-13 17:49:29 -040065 .regs = {
Archit Tanejaf377d592016-04-29 15:19:35 +053066 {"gdsc", -1, -1},
67 {"vdda", 100000, 100}, /* 1.2 V */
68 {"vddio", 100000, 100}, /* 1.8 V */
Hai Lid248b612015-08-13 17:49:29 -040069 },
70 },
Archit Taneja6e0eb522015-10-09 15:21:12 +053071 .bus_clk_names = dsi_8916_bus_clk_names,
72 .num_bus_clks = ARRAY_SIZE(dsi_8916_bus_clk_names),
Archit Taneja32280d62016-06-23 15:26:04 +053073 .io_start = { 0x1a98000 },
74 .num_dsi = 1,
Hai Lid248b612015-08-13 17:49:29 -040075};
76
77static const struct msm_dsi_config msm8994_dsi_cfg = {
78 .io_offset = DSI_6G_REG_SHIFT,
79 .reg_cfg = {
80 .num = 7,
81 .regs = {
Archit Tanejaf377d592016-04-29 15:19:35 +053082 {"gdsc", -1, -1},
83 {"vdda", 100000, 100}, /* 1.25 V */
84 {"vddio", 100000, 100}, /* 1.8 V */
85 {"vcca", 10000, 100}, /* 1.0 V */
86 {"vdd", 100000, 100}, /* 1.8 V */
87 {"lab_reg", -1, -1},
88 {"ibb_reg", -1, -1},
Hai Lid248b612015-08-13 17:49:29 -040089 },
Archit Taneja6e0eb522015-10-09 15:21:12 +053090 },
91 .bus_clk_names = dsi_6g_bus_clk_names,
92 .num_bus_clks = ARRAY_SIZE(dsi_6g_bus_clk_names),
Archit Taneja32280d62016-06-23 15:26:04 +053093 .io_start = { 0xfd998000, 0xfd9a0000 },
94 .num_dsi = 2,
Hai Lid248b612015-08-13 17:49:29 -040095};
96
Archit Taneja3a3ff882016-09-14 12:23:07 +053097/*
98 * TODO: core_mmss_clk fails to enable for some reason, but things work fine
99 * without it too. Figure out why it doesn't enable and uncomment below
100 */
101static const char * const dsi_8996_bus_clk_names[] = {
Rob Clarkdb9a3752017-10-16 13:35:57 -0400102 "mdp_core", "iface", "bus", /* "core_mmss", */
Archit Taneja3a3ff882016-09-14 12:23:07 +0530103};
104
105static const struct msm_dsi_config msm8996_dsi_cfg = {
106 .io_offset = DSI_6G_REG_SHIFT,
107 .reg_cfg = {
108 .num = 2,
109 .regs = {
110 {"vdda", 18160, 1 }, /* 1.25 V */
111 {"vcca", 17000, 32 }, /* 0.925 V */
112 {"vddio", 100000, 100 },/* 1.8 V */
113 },
114 },
115 .bus_clk_names = dsi_8996_bus_clk_names,
116 .num_bus_clks = ARRAY_SIZE(dsi_8996_bus_clk_names),
117 .io_start = { 0x994000, 0x996000 },
118 .num_dsi = 2,
119};
120
Archit Taneja02f7a6c2018-01-17 15:04:43 +0530121static const char * const dsi_sdm845_bus_clk_names[] = {
122 "iface", "bus",
123};
124
125static const struct msm_dsi_config sdm845_dsi_cfg = {
126 .io_offset = DSI_6G_REG_SHIFT,
127 .reg_cfg = {
128 .num = 1,
129 .regs = {
130 {"vdda", 21800, 4 }, /* 1.2 V */
131 },
132 },
133 .bus_clk_names = dsi_sdm845_bus_clk_names,
134 .num_bus_clks = ARRAY_SIZE(dsi_sdm845_bus_clk_names),
135 .io_start = { 0xae94000, 0xae96000 },
136 .num_dsi = 2,
137};
138
Hai Lid248b612015-08-13 17:49:29 -0400139static const struct msm_dsi_cfg_handler dsi_cfg_handlers[] = {
Archit Tanejacea65db2015-10-12 11:16:48 +0530140 {MSM_DSI_VER_MAJOR_V2, MSM_DSI_V2_VER_MINOR_8064, &apq8064_dsi_cfg},
Hai Lid248b612015-08-13 17:49:29 -0400141 {MSM_DSI_VER_MAJOR_6G, MSM_DSI_6G_VER_MINOR_V1_0,
142 &msm8974_apq8084_dsi_cfg},
143 {MSM_DSI_VER_MAJOR_6G, MSM_DSI_6G_VER_MINOR_V1_1,
144 &msm8974_apq8084_dsi_cfg},
145 {MSM_DSI_VER_MAJOR_6G, MSM_DSI_6G_VER_MINOR_V1_1_1,
146 &msm8974_apq8084_dsi_cfg},
147 {MSM_DSI_VER_MAJOR_6G, MSM_DSI_6G_VER_MINOR_V1_2,
148 &msm8974_apq8084_dsi_cfg},
149 {MSM_DSI_VER_MAJOR_6G, MSM_DSI_6G_VER_MINOR_V1_3, &msm8994_dsi_cfg},
150 {MSM_DSI_VER_MAJOR_6G, MSM_DSI_6G_VER_MINOR_V1_3_1, &msm8916_dsi_cfg},
Archit Taneja3a3ff882016-09-14 12:23:07 +0530151 {MSM_DSI_VER_MAJOR_6G, MSM_DSI_6G_VER_MINOR_V1_4_1, &msm8996_dsi_cfg},
Archit Taneja02f7a6c2018-01-17 15:04:43 +0530152 {MSM_DSI_VER_MAJOR_6G, MSM_DSI_6G_VER_MINOR_V2_2_1, &sdm845_dsi_cfg},
Hai Lid248b612015-08-13 17:49:29 -0400153};
154
155const struct msm_dsi_cfg_handler *msm_dsi_cfg_get(u32 major, u32 minor)
156{
157 const struct msm_dsi_cfg_handler *cfg_hnd = NULL;
158 int i;
159
160 for (i = ARRAY_SIZE(dsi_cfg_handlers) - 1; i >= 0; i--) {
161 if ((dsi_cfg_handlers[i].major == major) &&
162 (dsi_cfg_handlers[i].minor == minor)) {
163 cfg_hnd = &dsi_cfg_handlers[i];
164 break;
165 }
166 }
167
168 return cfg_hnd;
169}
170