blob: 77752e49d8d4c666a2f48fb816546ccfbf53b212 [file] [log] [blame]
Paul Walmsley69d88a02008-03-18 10:02:50 +02001/*
Paul Walmsley59fb6592010-12-21 15:30:55 -07002 * OMAP2/3/4 Power/Reset Management (PRM) bitfield definitions
Paul Walmsley69d88a02008-03-18 10:02:50 +02003 *
Paul Walmsleyd9a16f92012-10-29 20:57:39 -06004 * Copyright (C) 2007-2009, 2012 Texas Instruments, Inc.
BenoƮt Cousson0be16212010-09-21 10:34:10 -06005 * Copyright (C) 2010 Nokia Corporation
Paul Walmsley69d88a02008-03-18 10:02:50 +02006 *
Paul Walmsley59fb6592010-12-21 15:30:55 -07007 * Paul Walmsley
Paul Walmsley69d88a02008-03-18 10:02:50 +02008 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 */
Paul Walmsley59fb6592010-12-21 15:30:55 -070013#ifndef __ARCH_ARM_MACH_OMAP2_PRM_H
14#define __ARCH_ARM_MACH_OMAP2_PRM_H
Paul Walmsley69d88a02008-03-18 10:02:50 +020015
16#include "prcm-common.h"
17
Paul Walmsleyd9a16f92012-10-29 20:57:39 -060018# ifndef __ASSEMBLER__
19extern void __iomem *prm_base;
Tero Kristo2541d152014-03-31 18:15:44 +030020extern u16 prm_features;
Paul Walmsleyd9a16f92012-10-29 20:57:39 -060021extern void omap2_set_globals_prm(void __iomem *prm);
Tero Kristo943a63a2013-10-25 15:28:11 +030022int of_prcm_init(void);
Paul Walmsleyd9a16f92012-10-29 20:57:39 -060023# endif
24
Tero Kristo2541d152014-03-31 18:15:44 +030025/*
26 * prm_features flag values
27 *
28 * PRM_HAS_IO_WAKEUP: has IO wakeup capability
29 * PRM_HAS_VOLTAGE: has voltage domains
30 */
31#define PRM_HAS_IO_WAKEUP (1 << 0)
Tero Kristo3381eb42014-10-27 08:39:23 -070032#define PRM_HAS_VOLTAGE (1 << 1)
Paul Walmsleyb13159a2012-10-29 20:57:44 -060033
34/*
35 * MAX_MODULE_SOFTRESET_WAIT: Maximum microseconds to wait for OMAP
36 * module to softreset
37 */
38#define MAX_MODULE_SOFTRESET_WAIT 10000
39
40/*
41 * MAX_MODULE_HARDRESET_WAIT: Maximum microseconds to wait for an OMAP
42 * submodule to exit hardreset
43 */
44#define MAX_MODULE_HARDRESET_WAIT 10000
45
46/*
47 * Register bitfields
48 */
49
Paul Walmsley69d88a02008-03-18 10:02:50 +020050/*
51 * 24XX: PM_PWSTST_CORE, PM_PWSTST_GFX, PM_PWSTST_MPU, PM_PWSTST_DSP
52 *
53 * 2430: PM_PWSTST_MDM
54 *
55 * 3430: PM_PWSTST_IVA2, PM_PWSTST_MPU, PM_PWSTST_CORE, PM_PWSTST_GFX,
56 * PM_PWSTST_DSS, PM_PWSTST_CAM, PM_PWSTST_PER, PM_PWSTST_EMU,
57 * PM_PWSTST_NEON
58 */
Paul Walmsley2fd0f752010-05-18 18:40:23 -060059#define OMAP_INTRANSITION_MASK (1 << 20)
Paul Walmsley69d88a02008-03-18 10:02:50 +020060
61
62/*
63 * 24XX: PM_PWSTST_GFX, PM_PWSTST_DSP
64 *
65 * 2430: PM_PWSTST_MDM
66 *
67 * 3430: PM_PWSTST_IVA2, PM_PWSTST_MPU, PM_PWSTST_CORE, PM_PWSTST_GFX,
68 * PM_PWSTST_DSS, PM_PWSTST_CAM, PM_PWSTST_PER, PM_PWSTST_EMU,
69 * PM_PWSTST_NEON
70 */
71#define OMAP_POWERSTATEST_SHIFT 0
72#define OMAP_POWERSTATEST_MASK (0x3 << 0)
73
74/*
Paul Walmsley69d88a02008-03-18 10:02:50 +020075 * 24XX: PM_PWSTCTRL_MPU, PM_PWSTCTRL_CORE, PM_PWSTCTRL_GFX,
76 * PM_PWSTCTRL_DSP, PM_PWSTST_MPU
77 *
78 * 2430: PM_PWSTCTRL_MDM shared bits
79 *
80 * 3430: PM_PWSTCTRL_IVA2, PM_PWSTCTRL_MPU, PM_PWSTCTRL_CORE,
81 * PM_PWSTCTRL_GFX, PM_PWSTCTRL_DSS, PM_PWSTCTRL_CAM, PM_PWSTCTRL_PER,
82 * PM_PWSTCTRL_NEON shared bits
83 */
84#define OMAP_POWERSTATE_SHIFT 0
85#define OMAP_POWERSTATE_MASK (0x3 << 0)
86
Paul Walmsley2bb2a5d2012-10-21 01:01:13 -060087/*
88 * Standardized OMAP reset source bits
89 *
90 * To the extent these happen to match the hardware register bit
91 * shifts, it's purely coincidental. Used by omap-wdt.c.
92 * OMAP_UNKNOWN_RST_SRC_ID_SHIFT is a special value, used whenever
93 * there are any bits remaining in the global PRM_RSTST register that
94 * haven't been identified, or when the PRM code for the current SoC
95 * doesn't know how to interpret the register.
96 */
97#define OMAP_GLOBAL_COLD_RST_SRC_ID_SHIFT 0
98#define OMAP_GLOBAL_WARM_RST_SRC_ID_SHIFT 1
99#define OMAP_SECU_VIOL_RST_SRC_ID_SHIFT 2
100#define OMAP_MPU_WD_RST_SRC_ID_SHIFT 3
101#define OMAP_SECU_WD_RST_SRC_ID_SHIFT 4
102#define OMAP_EXTWARM_RST_SRC_ID_SHIFT 5
103#define OMAP_VDD_MPU_VM_RST_SRC_ID_SHIFT 6
104#define OMAP_VDD_IVA_VM_RST_SRC_ID_SHIFT 7
105#define OMAP_VDD_CORE_VM_RST_SRC_ID_SHIFT 8
106#define OMAP_ICEPICK_RST_SRC_ID_SHIFT 9
107#define OMAP_ICECRUSHER_RST_SRC_ID_SHIFT 10
108#define OMAP_C2C_RST_SRC_ID_SHIFT 11
109#define OMAP_UNKNOWN_RST_SRC_ID_SHIFT 12
110
Paul Walmsleye24c3572012-10-21 01:01:11 -0600111#ifndef __ASSEMBLER__
112
113/**
Paul Walmsley2bb2a5d2012-10-21 01:01:13 -0600114 * struct prm_reset_src_map - map register bitshifts to standard bitshifts
115 * @reg_shift: bitshift in the PRM reset source register
116 * @std_shift: bitshift equivalent in the standard reset source list
117 *
118 * The fields are signed because -1 is used as a terminator.
Paul Walmsleye24c3572012-10-21 01:01:11 -0600119 */
Paul Walmsley2bb2a5d2012-10-21 01:01:13 -0600120struct prm_reset_src_map {
121 s8 reg_shift;
122 s8 std_shift;
123};
124
125/**
126 * struct prm_ll_data - fn ptrs to per-SoC PRM function implementations
Rajendra Nayake6d3a8b2012-11-21 16:15:17 -0700127 * @read_reset_sources: ptr to the SoC PRM-specific get_reset_source impl
128 * @was_any_context_lost_old: ptr to the SoC PRM context loss test fn
129 * @clear_context_loss_flags_old: ptr to the SoC PRM context loss flag clear fn
Tero Kristob550e472014-03-31 18:15:45 +0300130 * @late_init: ptr to the late init function
Tero Kristoefd44dc2014-10-27 08:39:24 -0700131 * @assert_hardreset: ptr to the SoC PRM hardreset assert impl
Tero Kristo37fb59d2014-10-27 08:39:25 -0700132 * @deassert_hardreset: ptr to the SoC PRM hardreset deassert impl
Rajendra Nayake6d3a8b2012-11-21 16:15:17 -0700133 *
134 * XXX @was_any_context_lost_old and @clear_context_loss_flags_old are
135 * deprecated.
Paul Walmsley2bb2a5d2012-10-21 01:01:13 -0600136 */
137struct prm_ll_data {
138 u32 (*read_reset_sources)(void);
Rajendra Nayake6d3a8b2012-11-21 16:15:17 -0700139 bool (*was_any_context_lost_old)(u8 part, s16 inst, u16 idx);
140 void (*clear_context_loss_flags_old)(u8 part, s16 inst, u16 idx);
Tero Kristob550e472014-03-31 18:15:45 +0300141 int (*late_init)(void);
Tero Kristoefd44dc2014-10-27 08:39:24 -0700142 int (*assert_hardreset)(u8 shift, u8 part, s16 prm_mod, u16 offset);
Tero Kristo37fb59d2014-10-27 08:39:25 -0700143 int (*deassert_hardreset)(u8 shift, u8 st_shift, u8 part, s16 prm_mod,
144 u16 offset, u16 st_offset);
145 int (*is_hardreset_asserted)(u8 shift, u8 part, s16 prm_mod,
146 u16 offset);
Tero Kristo61c86212014-10-27 08:39:26 -0700147 void (*reset_system)(void);
Paul Walmsley2bb2a5d2012-10-21 01:01:13 -0600148};
Paul Walmsleye24c3572012-10-21 01:01:11 -0600149
150extern int prm_register(struct prm_ll_data *pld);
151extern int prm_unregister(struct prm_ll_data *pld);
152
Tero Kristoefd44dc2014-10-27 08:39:24 -0700153int omap_prm_assert_hardreset(u8 shift, u8 part, s16 prm_mod, u16 offset);
Tero Kristo37fb59d2014-10-27 08:39:25 -0700154int omap_prm_deassert_hardreset(u8 shift, u8 st_shift, u8 part, s16 prm_mod,
155 u16 offset, u16 st_offset);
Tero Kristo1bc28b32014-10-27 08:39:25 -0700156int omap_prm_is_hardreset_asserted(u8 shift, u8 part, s16 prm_mod, u16 offset);
Paul Walmsley2bb2a5d2012-10-21 01:01:13 -0600157extern u32 prm_read_reset_sources(void);
Rajendra Nayake6d3a8b2012-11-21 16:15:17 -0700158extern bool prm_was_any_context_lost_old(u8 part, s16 inst, u16 idx);
159extern void prm_clear_context_loss_flags_old(u8 part, s16 inst, u16 idx);
Tero Kristo61c86212014-10-27 08:39:26 -0700160void omap_prm_reset_system(void);
Paul Walmsley2bb2a5d2012-10-21 01:01:13 -0600161
Tero Kristo4984eea2014-10-27 08:39:26 -0700162void omap_prm_reconfigure_io_chain(void);
163
Paul Walmsleye24c3572012-10-21 01:01:11 -0600164#endif
Paul Walmsley69d88a02008-03-18 10:02:50 +0200165
Paul Walmsley2bb2a5d2012-10-21 01:01:13 -0600166
Paul Walmsley69d88a02008-03-18 10:02:50 +0200167#endif