blob: cb88aa96c4f1adaa21b3d609a965107343f9def2 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001#ifndef _M68KNOMMU_CACHEFLUSH_H
2#define _M68KNOMMU_CACHEFLUSH_H
3
4/*
Greg Ungerer8ce877a2010-11-09 13:35:55 +10005 * (C) Copyright 2000-2010, Greg Ungerer <gerg@snapgear.com>
Linus Torvalds1da177e2005-04-16 15:20:36 -07006 */
7#include <linux/mm.h>
Greg Ungerer3d461402010-11-09 10:40:44 +10008#include <asm/mcfsim.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -07009
10#define flush_cache_all() __flush_cache_all()
11#define flush_cache_mm(mm) do { } while (0)
Ralf Baechleec8c0442006-12-12 17:14:57 +000012#define flush_cache_dup_mm(mm) do { } while (0)
Greg Ungerer8ce877a2010-11-09 13:35:55 +100013#define flush_cache_range(vma, start, end) do { } while (0)
Greg Ungerer962d69e2005-09-13 11:14:08 +100014#define flush_cache_page(vma, vmaddr) do { } while (0)
Greg Ungerer07ffee52010-11-10 15:22:19 +100015#define flush_dcache_range(start, len) __flush_dcache_all()
Ilya Loginov2d4dc892009-11-26 09:16:19 +010016#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 0
Linus Torvalds1da177e2005-04-16 15:20:36 -070017#define flush_dcache_page(page) do { } while (0)
18#define flush_dcache_mmap_lock(mapping) do { } while (0)
19#define flush_dcache_mmap_unlock(mapping) do { } while (0)
Greg Ungerer07ffee52010-11-10 15:22:19 +100020#define flush_icache_range(start, len) __flush_icache_all()
Linus Torvalds1da177e2005-04-16 15:20:36 -070021#define flush_icache_page(vma,pg) do { } while (0)
22#define flush_icache_user_range(vma,pg,adr,len) do { } while (0)
Greg Ungerer962d69e2005-09-13 11:14:08 +100023#define flush_cache_vmap(start, end) do { } while (0)
24#define flush_cache_vunmap(start, end) do { } while (0)
Linus Torvalds1da177e2005-04-16 15:20:36 -070025
26#define copy_to_user_page(vma, page, vaddr, dst, src, len) \
27 memcpy(dst, src, len)
28#define copy_from_user_page(vma, page, vaddr, dst, src, len) \
29 memcpy(dst, src, len)
30
Greg Ungererd475e3e42010-11-09 14:27:50 +100031void mcf_cache_push(void);
32
Greg Ungerer3dead1a2005-11-07 14:09:50 +100033static inline void __flush_cache_all(void)
Linus Torvalds1da177e2005-04-16 15:20:36 -070034{
Greg Ungererd475e3e42010-11-09 14:27:50 +100035#ifdef CACHE_PUSH
36 mcf_cache_push();
37#endif
Greg Ungerer8ce877a2010-11-09 13:35:55 +100038#ifdef CACHE_INVALIDATE
Greg Ungerera1a9bcb2009-01-13 10:17:30 +100039 __asm__ __volatile__ (
Greg Ungerer8ce877a2010-11-09 13:35:55 +100040 "movel %0, %%d0\n\t"
Greg Ungerera1a9bcb2009-01-13 10:17:30 +100041 "movec %%d0, %%CACR\n\t"
42 "nop\n\t"
Greg Ungerer8ce877a2010-11-09 13:35:55 +100043 : : "i" (CACHE_INVALIDATE) : "d0" );
44#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -070045}
Linus Torvalds1da177e2005-04-16 15:20:36 -070046
Greg Ungerer07ffee52010-11-10 15:22:19 +100047/*
48 * Some ColdFire parts implement separate instruction and data caches,
49 * on those we should just flush the appropriate cache. If we don't need
50 * to do any specific flushing then this will be optimized away.
51 */
52static inline void __flush_icache_all(void)
53{
54#ifdef CACHE_INVALIDATEI
55 __asm__ __volatile__ (
56 "movel %0, %%d0\n\t"
57 "movec %%d0, %%CACR\n\t"
58 "nop\n\t"
59 : : "i" (CACHE_INVALIDATEI) : "d0" );
60#endif
61}
62
63static inline void __flush_dcache_all(void)
64{
65#ifdef CACHE_PUSH
66 mcf_cache_push();
67#endif
68#ifdef CACHE_INVALIDATED
69 __asm__ __volatile__ (
70 "movel %0, %%d0\n\t"
71 "movec %%d0, %%CACR\n\t"
72 "nop\n\t"
73 : : "i" (CACHE_INVALIDATED) : "d0" );
74#else
75 /* Flush the wrtite buffer */
76 __asm__ __volatile__ ( "nop" );
77#endif
78}
Linus Torvalds1da177e2005-04-16 15:20:36 -070079#endif /* _M68KNOMMU_CACHEFLUSH_H */