arch/arm/mach-clps7500/core.c - kernel/msm - Gitiles

 /*
  *  linux/arch/arm/mach-clps7500/core.c
  *
  *  Copyright (C) 1998 Russell King
  *  Copyright (C) 1999 Nexus Electronics Ltd
  *
  * Extra MM routines for CL7500 architecture
  */
 #include <linux/kernel.h>
 #include <linux/types.h>
 #include <linux/interrupt.h>
 #include <linux/list.h>
 #include <linux/sched.h>
 #include <linux/init.h>
 #include <linux/device.h>
 #include <linux/serial_8250.h>

 #include <asm/mach/arch.h>
 #include <asm/mach/map.h>
 #include <asm/mach/irq.h>
 #include <asm/mach/time.h>

 #include <asm/hardware.h>
 #include <asm/hardware/iomd.h>
 #include <asm/io.h>
 #include <asm/irq.h>
 #include <asm/mach-types.h>

 unsigned int vram_size;

 static void cl7500_ack_irq_a(unsigned int irq)
 {
 	unsigned int val, mask;

 	mask = 1 << irq;
 	val = iomd_readb(IOMD_IRQMASKA);
 	iomd_writeb(val & ~mask, IOMD_IRQMASKA);
 	iomd_writeb(mask, IOMD_IRQCLRA);
 }

 static void cl7500_mask_irq_a(unsigned int irq)
 {
 	unsigned int val, mask;

 	mask = 1 << irq;
 	val = iomd_readb(IOMD_IRQMASKA);
 	iomd_writeb(val & ~mask, IOMD_IRQMASKA);
 }

 static void cl7500_unmask_irq_a(unsigned int irq)
 {
 	unsigned int val, mask;

 	mask = 1 << irq;
 	val = iomd_readb(IOMD_IRQMASKA);
 	iomd_writeb(val | mask, IOMD_IRQMASKA);
 }

 static struct irqchip clps7500_a_chip = {
 	.ack	= cl7500_ack_irq_a,
 	.mask	= cl7500_mask_irq_a,
 	.unmask	= cl7500_unmask_irq_a,
 };

 static void cl7500_mask_irq_b(unsigned int irq)
 {
 	unsigned int val, mask;

 	mask = 1 << (irq & 7);
 	val = iomd_readb(IOMD_IRQMASKB);
 	iomd_writeb(val & ~mask, IOMD_IRQMASKB);
 }

 static void cl7500_unmask_irq_b(unsigned int irq)
 {
 	unsigned int val, mask;

 	mask = 1 << (irq & 7);
 	val = iomd_readb(IOMD_IRQMASKB);
 	iomd_writeb(val | mask, IOMD_IRQMASKB);
 }

 static struct irqchip clps7500_b_chip = {
 	.ack	= cl7500_mask_irq_b,
 	.mask	= cl7500_mask_irq_b,
 	.unmask	= cl7500_unmask_irq_b,
 };

 static void cl7500_mask_irq_c(unsigned int irq)
 {
 	unsigned int val, mask;

 	mask = 1 << (irq & 7);
 	val = iomd_readb(IOMD_IRQMASKC);
 	iomd_writeb(val & ~mask, IOMD_IRQMASKC);
 }

 static void cl7500_unmask_irq_c(unsigned int irq)
 {
 	unsigned int val, mask;

 	mask = 1 << (irq & 7);
 	val = iomd_readb(IOMD_IRQMASKC);
 	iomd_writeb(val | mask, IOMD_IRQMASKC);
 }

 static struct irqchip clps7500_c_chip = {
 	.ack	= cl7500_mask_irq_c,
 	.mask	= cl7500_mask_irq_c,
 	.unmask	= cl7500_unmask_irq_c,
 };

 static void cl7500_mask_irq_d(unsigned int irq)
 {
 	unsigned int val, mask;

 	mask = 1 << (irq & 7);
 	val = iomd_readb(IOMD_IRQMASKD);
 	iomd_writeb(val & ~mask, IOMD_IRQMASKD);
 }

 static void cl7500_unmask_irq_d(unsigned int irq)
 {
 	unsigned int val, mask;

 	mask = 1 << (irq & 7);
 	val = iomd_readb(IOMD_IRQMASKD);
 	iomd_writeb(val | mask, IOMD_IRQMASKD);
 }

 static struct irqchip clps7500_d_chip = {
 	.ack	= cl7500_mask_irq_d,
 	.mask	= cl7500_mask_irq_d,
 	.unmask	= cl7500_unmask_irq_d,
 };

 static void cl7500_mask_irq_dma(unsigned int irq)
 {
 	unsigned int val, mask;

 	mask = 1 << (irq & 7);
 	val = iomd_readb(IOMD_DMAMASK);
 	iomd_writeb(val & ~mask, IOMD_DMAMASK);
 }

 static void cl7500_unmask_irq_dma(unsigned int irq)
 {
 	unsigned int val, mask;

 	mask = 1 << (irq & 7);
 	val = iomd_readb(IOMD_DMAMASK);
 	iomd_writeb(val | mask, IOMD_DMAMASK);
 }

 static struct irqchip clps7500_dma_chip = {
 	.ack	= cl7500_mask_irq_dma,
 	.mask	= cl7500_mask_irq_dma,
 	.unmask	= cl7500_unmask_irq_dma,
 };

 static void cl7500_mask_irq_fiq(unsigned int irq)
 {
 	unsigned int val, mask;

 	mask = 1 << (irq & 7);
 	val = iomd_readb(IOMD_FIQMASK);
 	iomd_writeb(val & ~mask, IOMD_FIQMASK);
 }

 static void cl7500_unmask_irq_fiq(unsigned int irq)
 {
 	unsigned int val, mask;

 	mask = 1 << (irq & 7);
 	val = iomd_readb(IOMD_FIQMASK);
 	iomd_writeb(val | mask, IOMD_FIQMASK);
 }

 static struct irqchip clps7500_fiq_chip = {
 	.ack	= cl7500_mask_irq_fiq,
 	.mask	= cl7500_mask_irq_fiq,
 	.unmask	= cl7500_unmask_irq_fiq,
 };

 static void cl7500_no_action(unsigned int irq)
 {
 }

 static struct irqchip clps7500_no_chip = {
 	.ack	= cl7500_no_action,
 	.mask	= cl7500_no_action,
 	.unmask	= cl7500_no_action,
 };

 static struct irqaction irq_isa = { no_action, 0, CPU_MASK_NONE, "isa", NULL, NULL };

 static void __init clps7500_init_irq(void)
 {
 	unsigned int irq, flags;

 	iomd_writeb(0, IOMD_IRQMASKA);
 	iomd_writeb(0, IOMD_IRQMASKB);
 	iomd_writeb(0, IOMD_FIQMASK);
 	iomd_writeb(0, IOMD_DMAMASK);

 	for (irq = 0; irq < NR_IRQS; irq++) {
 		flags = IRQF_VALID;

 		if (irq <= 6 || (irq >= 9 && irq <= 15) ||
 		    (irq >= 48 && irq <= 55))
 			flags |= IRQF_PROBE;

 		switch (irq) {
 		case 0 ... 7:
 			set_irq_chip(irq, &clps7500_a_chip);
 			set_irq_handler(irq, do_level_IRQ);
 			set_irq_flags(irq, flags);
 			break;

 		case 8 ... 15:
 			set_irq_chip(irq, &clps7500_b_chip);
 			set_irq_handler(irq, do_level_IRQ);
 			set_irq_flags(irq, flags);
 			break;

 		case 16 ... 22:
 			set_irq_chip(irq, &clps7500_dma_chip);
 			set_irq_handler(irq, do_level_IRQ);
 			set_irq_flags(irq, flags);
 			break;

 		case 24 ... 31:
 			set_irq_chip(irq, &clps7500_c_chip);
 			set_irq_handler(irq, do_level_IRQ);
 			set_irq_flags(irq, flags);
 			break;

 		case 40 ... 47:
 			set_irq_chip(irq, &clps7500_d_chip);
 			set_irq_handler(irq, do_level_IRQ);
 			set_irq_flags(irq, flags);
 			break;

 		case 48 ... 55:
 			set_irq_chip(irq, &clps7500_no_chip);
 			set_irq_handler(irq, do_level_IRQ);
 			set_irq_flags(irq, flags);
 			break;

 		case 64 ... 72:
 			set_irq_chip(irq, &clps7500_fiq_chip);
 			set_irq_handler(irq, do_level_IRQ);
 			set_irq_flags(irq, flags);
 			break;
 		}
 	}

 	setup_irq(IRQ_ISA, &irq_isa);
 }

 static struct map_desc cl7500_io_desc[] __initdata = {
 	{ 	/* IO space	*/
 		.virtual	= (unsigned long)IO_BASE,
 		.pfn		= __phys_to_pfn(IO_START),
 		.length		= IO_SIZE,
 		.type		= MT_DEVICE
 	}, {	/* ISA space	*/
 		.virtual	= ISA_BASE,
 		.pfn		= __phys_to_pfn(ISA_START),
 		.length		= ISA_SIZE,
 		.type		= MT_DEVICE
 	}, {	/* Flash	*/
 		.virtual	= FLASH_BASE,
 		.pfn		= __phys_to_pfn(FLASH_START),
 		.length		= FLASH_SIZE,
 		.type		= MT_DEVICE
 	}, {	/* LED		*/
 		.virtual	= LED_BASE,
 		.pfn		= __phys_to_pfn(LED_START),
 		.length		= LED_SIZE,
 		.type		= MT_DEVICE
 	}
 };

 static void __init clps7500_map_io(void)
 {
 	iotable_init(cl7500_io_desc, ARRAY_SIZE(cl7500_io_desc));
 }

 extern void ioctime_init(void);
 extern unsigned long ioc_timer_gettimeoffset(void);

 static irqreturn_t
 clps7500_timer_interrupt(int irq, void *dev_id, struct pt_regs *regs)
 {
 	write_seqlock(&xtime_lock);

 	timer_tick(regs);

 	/* Why not using do_leds interface?? */
 	{
 		/* Twinkle the lights. */
 		static int count, state = 0xff00;
 		if (count-- == 0) {
 			state ^= 0x100;
 			count = 25;
 			*((volatile unsigned int *)LED_ADDRESS) = state;
 		}
 	}

 	write_sequnlock(&xtime_lock);

 	return IRQ_HANDLED;
 }

 static struct irqaction clps7500_timer_irq = {
 	.name		= "CLPS7500 Timer Tick",
 	.flags		= SA_INTERRUPT | SA_TIMER,
 	.handler	= clps7500_timer_interrupt,
 };

 /*
  * Set up timer interrupt.
  */
 static void __init clps7500_timer_init(void)
 {
 	ioctime_init();
 	setup_irq(IRQ_TIMER, &clps7500_timer_irq);
 }

 static struct sys_timer clps7500_timer = {
 	.init		= clps7500_timer_init,
 	.offset		= ioc_timer_gettimeoffset,
 };

 static struct plat_serial8250_port serial_platform_data[] = {
 	{
 		.mapbase	= 0x03010fe0,
 		.irq		= 10,
 		.uartclk	= 1843200,
 		.regshift	= 2,
 		.iotype		= UPIO_MEM,
 		.flags		= UPF_BOOT_AUTOCONF | UPF_IOREMAP | UPF_SKIP_TEST,
 	},
 	{
 		.mapbase	= 0x03010be0,
 		.irq		= 0,
 		.uartclk	= 1843200,
 		.regshift	= 2,
 		.iotype		= UPIO_MEM,
 		.flags		= UPF_BOOT_AUTOCONF | UPF_IOREMAP | UPF_SKIP_TEST,
 	},
 	{
 		.iobase		= ISASLOT_IO + 0x2e8,
 		.irq		= 41,
 		.uartclk	= 1843200,
 		.regshift	= 0,
 		.iotype		= UPIO_PORT,
 		.flags		= UPF_BOOT_AUTOCONF | UPF_SKIP_TEST,
 	},
 	{
 		.iobase		= ISASLOT_IO + 0x3e8,
 		.irq		= 40,
 		.uartclk	= 1843200,
 		.regshift	= 0,
 		.iotype		= UPIO_PORT,
 		.flags		= UPF_BOOT_AUTOCONF | UPF_SKIP_TEST,
 	},
 	{ },
 };

 static struct platform_device serial_device = {
 	.name			= "serial8250",
 	.id			= PLAT8250_DEV_PLATFORM,
 	.dev			= {
 		.platform_data	= serial_platform_data,
 	},
 };

 static void __init clps7500_init(void)
 {
 	platform_device_register(&serial_device);
 }

 MACHINE_START(CLPS7500, "CL-PS7500")
 	/* Maintainer: Philip Blundell */
 	.phys_ram	= 0x10000000,
 	.phys_io	= 0x03000000,
 	.io_pg_offst	= ((0xe0000000) >> 18) & 0xfffc,
 	.map_io		= clps7500_map_io,
 	.init_irq	= clps7500_init_irq,
 	.init_machine	= clps7500_init,
 	.timer		= &clps7500_timer,
 MACHINE_END
	/*
	* linux/arch/arm/mach-clps7500/core.c
	*
	* Copyright (C) 1998 Russell King
	* Copyright (C) 1999 Nexus Electronics Ltd
	*
	* Extra MM routines for CL7500 architecture
	*/
	#include <linux/kernel.h>
	#include <linux/types.h>
	#include <linux/interrupt.h>
	#include <linux/list.h>
	#include <linux/sched.h>
	#include <linux/init.h>
	#include <linux/device.h>
	#include <linux/serial_8250.h>

	#include <asm/mach/arch.h>
	#include <asm/mach/map.h>
	#include <asm/mach/irq.h>
	#include <asm/mach/time.h>

	#include <asm/hardware.h>
	#include <asm/hardware/iomd.h>
	#include <asm/io.h>
	#include <asm/irq.h>
	#include <asm/mach-types.h>

	unsigned int vram_size;

	static void cl7500_ack_irq_a(unsigned int irq)
	{
	unsigned int val, mask;

	mask = 1 << irq;
	val = iomd_readb(IOMD_IRQMASKA);
	iomd_writeb(val & ~mask, IOMD_IRQMASKA);
	iomd_writeb(mask, IOMD_IRQCLRA);
	}

	static void cl7500_mask_irq_a(unsigned int irq)
	{
	unsigned int val, mask;

	mask = 1 << irq;
	val = iomd_readb(IOMD_IRQMASKA);
	iomd_writeb(val & ~mask, IOMD_IRQMASKA);
	}

	static void cl7500_unmask_irq_a(unsigned int irq)
	{
	unsigned int val, mask;

	mask = 1 << irq;
	val = iomd_readb(IOMD_IRQMASKA);
	iomd_writeb(val \| mask, IOMD_IRQMASKA);
	}

	static struct irqchip clps7500_a_chip = {
	.ack = cl7500_ack_irq_a,
	.mask = cl7500_mask_irq_a,
	.unmask = cl7500_unmask_irq_a,
	};

	static void cl7500_mask_irq_b(unsigned int irq)
	{
	unsigned int val, mask;

	mask = 1 << (irq & 7);
	val = iomd_readb(IOMD_IRQMASKB);
	iomd_writeb(val & ~mask, IOMD_IRQMASKB);
	}

	static void cl7500_unmask_irq_b(unsigned int irq)
	{
	unsigned int val, mask;

	mask = 1 << (irq & 7);
	val = iomd_readb(IOMD_IRQMASKB);
	iomd_writeb(val \| mask, IOMD_IRQMASKB);
	}

	static struct irqchip clps7500_b_chip = {
	.ack = cl7500_mask_irq_b,
	.mask = cl7500_mask_irq_b,
	.unmask = cl7500_unmask_irq_b,
	};

	static void cl7500_mask_irq_c(unsigned int irq)
	{
	unsigned int val, mask;

	mask = 1 << (irq & 7);
	val = iomd_readb(IOMD_IRQMASKC);
	iomd_writeb(val & ~mask, IOMD_IRQMASKC);
	}

	static void cl7500_unmask_irq_c(unsigned int irq)
	{
	unsigned int val, mask;

	mask = 1 << (irq & 7);
	val = iomd_readb(IOMD_IRQMASKC);
	iomd_writeb(val \| mask, IOMD_IRQMASKC);
	}

	static struct irqchip clps7500_c_chip = {
	.ack = cl7500_mask_irq_c,
	.mask = cl7500_mask_irq_c,
	.unmask = cl7500_unmask_irq_c,
	};

	static void cl7500_mask_irq_d(unsigned int irq)
	{
	unsigned int val, mask;

	mask = 1 << (irq & 7);
	val = iomd_readb(IOMD_IRQMASKD);
	iomd_writeb(val & ~mask, IOMD_IRQMASKD);
	}

	static void cl7500_unmask_irq_d(unsigned int irq)
	{
	unsigned int val, mask;

	mask = 1 << (irq & 7);
	val = iomd_readb(IOMD_IRQMASKD);
	iomd_writeb(val \| mask, IOMD_IRQMASKD);
	}

	static struct irqchip clps7500_d_chip = {
	.ack = cl7500_mask_irq_d,
	.mask = cl7500_mask_irq_d,
	.unmask = cl7500_unmask_irq_d,
	};

	static void cl7500_mask_irq_dma(unsigned int irq)
	{
	unsigned int val, mask;

	mask = 1 << (irq & 7);
	val = iomd_readb(IOMD_DMAMASK);
	iomd_writeb(val & ~mask, IOMD_DMAMASK);
	}

	static void cl7500_unmask_irq_dma(unsigned int irq)
	{
	unsigned int val, mask;

	mask = 1 << (irq & 7);
	val = iomd_readb(IOMD_DMAMASK);
	iomd_writeb(val \| mask, IOMD_DMAMASK);
	}

	static struct irqchip clps7500_dma_chip = {
	.ack = cl7500_mask_irq_dma,
	.mask = cl7500_mask_irq_dma,
	.unmask = cl7500_unmask_irq_dma,
	};

	static void cl7500_mask_irq_fiq(unsigned int irq)
	{
	unsigned int val, mask;

	mask = 1 << (irq & 7);
	val = iomd_readb(IOMD_FIQMASK);
	iomd_writeb(val & ~mask, IOMD_FIQMASK);
	}

	static void cl7500_unmask_irq_fiq(unsigned int irq)
	{
	unsigned int val, mask;

	mask = 1 << (irq & 7);
	val = iomd_readb(IOMD_FIQMASK);
	iomd_writeb(val \| mask, IOMD_FIQMASK);
	}

	static struct irqchip clps7500_fiq_chip = {
	.ack = cl7500_mask_irq_fiq,
	.mask = cl7500_mask_irq_fiq,
	.unmask = cl7500_unmask_irq_fiq,
	};

	static void cl7500_no_action(unsigned int irq)
	{
	}

	static struct irqchip clps7500_no_chip = {
	.ack = cl7500_no_action,
	.mask = cl7500_no_action,
	.unmask = cl7500_no_action,
	};

	static struct irqaction irq_isa = { no_action, 0, CPU_MASK_NONE, "isa", NULL, NULL };

	static void __init clps7500_init_irq(void)
	{
	unsigned int irq, flags;

	iomd_writeb(0, IOMD_IRQMASKA);
	iomd_writeb(0, IOMD_IRQMASKB);
	iomd_writeb(0, IOMD_FIQMASK);
	iomd_writeb(0, IOMD_DMAMASK);

	for (irq = 0; irq < NR_IRQS; irq++) {
	flags = IRQF_VALID;

	if (irq <= 6 \|\| (irq >= 9 && irq <= 15) \|\|
	(irq >= 48 && irq <= 55))
	flags \|= IRQF_PROBE;

	switch (irq) {
	case 0 ... 7:
	set_irq_chip(irq, &clps7500_a_chip);
	set_irq_handler(irq, do_level_IRQ);
	set_irq_flags(irq, flags);
	break;

	case 8 ... 15:
	set_irq_chip(irq, &clps7500_b_chip);
	set_irq_handler(irq, do_level_IRQ);
	set_irq_flags(irq, flags);
	break;

	case 16 ... 22:
	set_irq_chip(irq, &clps7500_dma_chip);
	set_irq_handler(irq, do_level_IRQ);
	set_irq_flags(irq, flags);
	break;

	case 24 ... 31:
	set_irq_chip(irq, &clps7500_c_chip);
	set_irq_handler(irq, do_level_IRQ);
	set_irq_flags(irq, flags);
	break;

	case 40 ... 47:
	set_irq_chip(irq, &clps7500_d_chip);
	set_irq_handler(irq, do_level_IRQ);
	set_irq_flags(irq, flags);
	break;

	case 48 ... 55:
	set_irq_chip(irq, &clps7500_no_chip);
	set_irq_handler(irq, do_level_IRQ);
	set_irq_flags(irq, flags);
	break;

	case 64 ... 72:
	set_irq_chip(irq, &clps7500_fiq_chip);
	set_irq_handler(irq, do_level_IRQ);
	set_irq_flags(irq, flags);
	break;
	}
	}

	setup_irq(IRQ_ISA, &irq_isa);
	}

	static struct map_desc cl7500_io_desc[] __initdata = {
	{ /* IO space */
	.virtual = (unsigned long)IO_BASE,
	.pfn = __phys_to_pfn(IO_START),
	.length = IO_SIZE,
	.type = MT_DEVICE
	}, { /* ISA space */
	.virtual = ISA_BASE,
	.pfn = __phys_to_pfn(ISA_START),
	.length = ISA_SIZE,
	.type = MT_DEVICE
	}, { /* Flash */
	.virtual = FLASH_BASE,
	.pfn = __phys_to_pfn(FLASH_START),
	.length = FLASH_SIZE,
	.type = MT_DEVICE
	}, { /* LED */
	.virtual = LED_BASE,
	.pfn = __phys_to_pfn(LED_START),
	.length = LED_SIZE,
	.type = MT_DEVICE
	}
	};

	static void __init clps7500_map_io(void)
	{
	iotable_init(cl7500_io_desc, ARRAY_SIZE(cl7500_io_desc));
	}

	extern void ioctime_init(void);
	extern unsigned long ioc_timer_gettimeoffset(void);

	static irqreturn_t
	clps7500_timer_interrupt(int irq, void dev_id, struct pt_regs regs)
	{
	write_seqlock(&xtime_lock);

	timer_tick(regs);

	/* Why not using do_leds interface?? */
	{
	/* Twinkle the lights. */
	static int count, state = 0xff00;
	if (count-- == 0) {
	state ^= 0x100;
	count = 25;
	((volatile unsigned int )LED_ADDRESS) = state;
	}
	}

	write_sequnlock(&xtime_lock);

	return IRQ_HANDLED;
	}

	static struct irqaction clps7500_timer_irq = {
	.name = "CLPS7500 Timer Tick",
	.flags = SA_INTERRUPT \| SA_TIMER,
	.handler = clps7500_timer_interrupt,
	};

	/*
	* Set up timer interrupt.
	*/
	static void __init clps7500_timer_init(void)
	{
	ioctime_init();
	setup_irq(IRQ_TIMER, &clps7500_timer_irq);
	}

	static struct sys_timer clps7500_timer = {
	.init = clps7500_timer_init,
	.offset = ioc_timer_gettimeoffset,
	};

	static struct plat_serial8250_port serial_platform_data[] = {
	{
	.mapbase = 0x03010fe0,
	.irq = 10,
	.uartclk = 1843200,
	.regshift = 2,
	.iotype = UPIO_MEM,
	.flags = UPF_BOOT_AUTOCONF \| UPF_IOREMAP \| UPF_SKIP_TEST,
	},
	{
	.mapbase = 0x03010be0,
	.irq = 0,
	.uartclk = 1843200,
	.regshift = 2,
	.iotype = UPIO_MEM,
	.flags = UPF_BOOT_AUTOCONF \| UPF_IOREMAP \| UPF_SKIP_TEST,
	},
	{
	.iobase = ISASLOT_IO + 0x2e8,
	.irq = 41,
	.uartclk = 1843200,
	.regshift = 0,
	.iotype = UPIO_PORT,
	.flags = UPF_BOOT_AUTOCONF \| UPF_SKIP_TEST,
	},
	{
	.iobase = ISASLOT_IO + 0x3e8,
	.irq = 40,
	.uartclk = 1843200,
	.regshift = 0,
	.iotype = UPIO_PORT,
	.flags = UPF_BOOT_AUTOCONF \| UPF_SKIP_TEST,
	},
	{ },
	};

	static struct platform_device serial_device = {
	.name = "serial8250",
	.id = PLAT8250_DEV_PLATFORM,
	.dev = {
	.platform_data = serial_platform_data,
	},
	};

	static void __init clps7500_init(void)
	{
	platform_device_register(&serial_device);
	}

	MACHINE_START(CLPS7500, "CL-PS7500")
	/* Maintainer: Philip Blundell */
	.phys_ram = 0x10000000,
	.phys_io = 0x03000000,
	.io_pg_offst = ((0xe0000000) >> 18) & 0xfffc,
	.map_io = clps7500_map_io,
	.init_irq = clps7500_init_irq,
	.init_machine = clps7500_init,
	.timer = &clps7500_timer,
	MACHINE_END