| /* |
| * Copyright (C) 2000 Deep Blue Solutions Ltd |
| * Copyright (C) 2002 Shane Nay (shane@minirl.com) |
| * Copyright 2006-2007 Freescale Semiconductor, Inc. All Rights Reserved. |
| * |
| * This program is free software; you can redistribute it and/or modify |
| * it under the terms of the GNU General Public License as published by |
| * the Free Software Foundation; either version 2 of the License, or |
| * (at your option) any later version. |
| * |
| * This program is distributed in the hope that it will be useful, |
| * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| * GNU General Public License for more details. |
| */ |
| |
| #include <linux/platform_device.h> |
| #include <linux/mtd/mtd.h> |
| #include <linux/mtd/map.h> |
| #include <linux/mtd/partitions.h> |
| #include <linux/mtd/physmap.h> |
| #include <linux/i2c.h> |
| #include <linux/irq.h> |
| #include <mach/common.h> |
| #include <mach/hardware.h> |
| #include <asm/mach-types.h> |
| #include <asm/mach/arch.h> |
| #include <asm/mach/time.h> |
| #include <asm/mach/map.h> |
| #include <linux/gpio.h> |
| #include <mach/iomux-mx27.h> |
| #include <mach/mxc_nand.h> |
| #include <linux/i2c/pca953x.h> |
| #include <mach/imxfb.h> |
| #include <mach/mmc.h> |
| |
| #include "devices-imx27.h" |
| #include "devices.h" |
| |
| static const int mxt_td60_pins[] __initconst = { |
| /* UART0 */ |
| PE12_PF_UART1_TXD, |
| PE13_PF_UART1_RXD, |
| PE14_PF_UART1_CTS, |
| PE15_PF_UART1_RTS, |
| /* UART1 */ |
| PE3_PF_UART2_CTS, |
| PE4_PF_UART2_RTS, |
| PE6_PF_UART2_TXD, |
| PE7_PF_UART2_RXD, |
| /* UART2 */ |
| PE8_PF_UART3_TXD, |
| PE9_PF_UART3_RXD, |
| PE10_PF_UART3_CTS, |
| PE11_PF_UART3_RTS, |
| /* FEC */ |
| PD0_AIN_FEC_TXD0, |
| PD1_AIN_FEC_TXD1, |
| PD2_AIN_FEC_TXD2, |
| PD3_AIN_FEC_TXD3, |
| PD4_AOUT_FEC_RX_ER, |
| PD5_AOUT_FEC_RXD1, |
| PD6_AOUT_FEC_RXD2, |
| PD7_AOUT_FEC_RXD3, |
| PD8_AF_FEC_MDIO, |
| PD9_AIN_FEC_MDC, |
| PD10_AOUT_FEC_CRS, |
| PD11_AOUT_FEC_TX_CLK, |
| PD12_AOUT_FEC_RXD0, |
| PD13_AOUT_FEC_RX_DV, |
| PD14_AOUT_FEC_RX_CLK, |
| PD15_AOUT_FEC_COL, |
| PD16_AIN_FEC_TX_ER, |
| PF23_AIN_FEC_TX_EN, |
| /* I2C1 */ |
| PD17_PF_I2C_DATA, |
| PD18_PF_I2C_CLK, |
| /* I2C2 */ |
| PC5_PF_I2C2_SDA, |
| PC6_PF_I2C2_SCL, |
| /* FB */ |
| PA5_PF_LSCLK, |
| PA6_PF_LD0, |
| PA7_PF_LD1, |
| PA8_PF_LD2, |
| PA9_PF_LD3, |
| PA10_PF_LD4, |
| PA11_PF_LD5, |
| PA12_PF_LD6, |
| PA13_PF_LD7, |
| PA14_PF_LD8, |
| PA15_PF_LD9, |
| PA16_PF_LD10, |
| PA17_PF_LD11, |
| PA18_PF_LD12, |
| PA19_PF_LD13, |
| PA20_PF_LD14, |
| PA21_PF_LD15, |
| PA22_PF_LD16, |
| PA23_PF_LD17, |
| PA25_PF_CLS, |
| PA27_PF_SPL_SPR, |
| PA28_PF_HSYNC, |
| PA29_PF_VSYNC, |
| PA30_PF_CONTRAST, |
| PA31_PF_OE_ACD, |
| /* OWIRE */ |
| PE16_AF_OWIRE, |
| /* SDHC1*/ |
| PE18_PF_SD1_D0, |
| PE19_PF_SD1_D1, |
| PE20_PF_SD1_D2, |
| PE21_PF_SD1_D3, |
| PE22_PF_SD1_CMD, |
| PE23_PF_SD1_CLK, |
| PF8_AF_ATA_IORDY, |
| /* SDHC2*/ |
| PB4_PF_SD2_D0, |
| PB5_PF_SD2_D1, |
| PB6_PF_SD2_D2, |
| PB7_PF_SD2_D3, |
| PB8_PF_SD2_CMD, |
| PB9_PF_SD2_CLK, |
| }; |
| |
| static const struct mxc_nand_platform_data |
| mxt_td60_nand_board_info __initconst = { |
| .width = 1, |
| .hw_ecc = 1, |
| }; |
| |
| static const struct imxi2c_platform_data mxt_td60_i2c0_data __initconst = { |
| .bitrate = 100000, |
| }; |
| |
| /* PCA9557 */ |
| static int mxt_td60_pca9557_setup(struct i2c_client *client, |
| unsigned gpio_base, unsigned ngpio, |
| void *context) |
| { |
| static int mxt_td60_gpio_value[] = { |
| -1, -1, -1, -1, -1, -1, -1, 1 |
| }; |
| int n; |
| |
| for (n = 0; n < ARRAY_SIZE(mxt_td60_gpio_value); ++n) { |
| gpio_request(gpio_base + n, "MXT_TD60 GPIO Exp"); |
| if (mxt_td60_gpio_value[n] < 0) |
| gpio_direction_input(gpio_base + n); |
| else |
| gpio_direction_output(gpio_base + n, |
| mxt_td60_gpio_value[n]); |
| gpio_export(gpio_base + n, 0); |
| } |
| |
| return 0; |
| } |
| |
| static struct pca953x_platform_data mxt_td60_pca9557_pdata = { |
| .gpio_base = 240, /* place PCA9557 after all MX27 gpio pins */ |
| .invert = 0, /* Do not invert */ |
| .setup = mxt_td60_pca9557_setup, |
| }; |
| |
| static struct i2c_board_info mxt_td60_i2c_devices[] = { |
| { |
| I2C_BOARD_INFO("pca9557", 0x18), |
| .platform_data = &mxt_td60_pca9557_pdata, |
| }, |
| }; |
| |
| static const struct imxi2c_platform_data mxt_td60_i2c1_data __initconst = { |
| .bitrate = 100000, |
| }; |
| |
| static struct i2c_board_info mxt_td60_i2c2_devices[] = { |
| }; |
| |
| static struct imx_fb_videomode mxt_td60_modes[] = { |
| { |
| .mode = { |
| .name = "Chimei LW700AT9003", |
| .refresh = 60, |
| .xres = 800, |
| .yres = 480, |
| .pixclock = 30303, |
| .hsync_len = 64, |
| .left_margin = 0x67, |
| .right_margin = 0x68, |
| .vsync_len = 16, |
| .upper_margin = 0x0f, |
| .lower_margin = 0x0f, |
| }, |
| .bpp = 16, |
| .pcr = 0xFA208B83, |
| }, |
| }; |
| |
| static struct imx_fb_platform_data mxt_td60_fb_data = { |
| .mode = mxt_td60_modes, |
| .num_modes = ARRAY_SIZE(mxt_td60_modes), |
| |
| /* |
| * - HSYNC active high |
| * - VSYNC active high |
| * - clk notenabled while idle |
| * - clock inverted |
| * - data not inverted |
| * - data enable low active |
| * - enable sharp mode |
| */ |
| .pwmr = 0x00A903FF, |
| .lscr1 = 0x00120300, |
| .dmacr = 0x00020010, |
| }; |
| |
| static int mxt_td60_sdhc1_init(struct device *dev, irq_handler_t detect_irq, |
| void *data) |
| { |
| return request_irq(IRQ_GPIOF(8), detect_irq, IRQF_TRIGGER_FALLING, |
| "sdhc1-card-detect", data); |
| } |
| |
| static void mxt_td60_sdhc1_exit(struct device *dev, void *data) |
| { |
| free_irq(IRQ_GPIOF(8), data); |
| } |
| |
| static struct imxmmc_platform_data sdhc1_pdata = { |
| .init = mxt_td60_sdhc1_init, |
| .exit = mxt_td60_sdhc1_exit, |
| }; |
| |
| static const struct imxuart_platform_data uart_pdata __initconst = { |
| .flags = IMXUART_HAVE_RTSCTS, |
| }; |
| |
| static void __init mxt_td60_board_init(void) |
| { |
| mxc_gpio_setup_multiple_pins(mxt_td60_pins, ARRAY_SIZE(mxt_td60_pins), |
| "MXT_TD60"); |
| |
| imx27_add_imx_uart0(&uart_pdata); |
| imx27_add_imx_uart1(&uart_pdata); |
| imx27_add_imx_uart2(&uart_pdata); |
| imx27_add_mxc_nand(&mxt_td60_nand_board_info); |
| |
| i2c_register_board_info(0, mxt_td60_i2c_devices, |
| ARRAY_SIZE(mxt_td60_i2c_devices)); |
| |
| i2c_register_board_info(1, mxt_td60_i2c2_devices, |
| ARRAY_SIZE(mxt_td60_i2c2_devices)); |
| |
| imx27_add_imx_i2c(0, &mxt_td60_i2c0_data); |
| imx27_add_imx_i2c(1, &mxt_td60_i2c1_data); |
| mxc_register_device(&mxc_fb_device, &mxt_td60_fb_data); |
| mxc_register_device(&mxc_sdhc_device0, &sdhc1_pdata); |
| imx27_add_fec(NULL); |
| } |
| |
| static void __init mxt_td60_timer_init(void) |
| { |
| mx27_clocks_init(26000000); |
| } |
| |
| static struct sys_timer mxt_td60_timer = { |
| .init = mxt_td60_timer_init, |
| }; |
| |
| MACHINE_START(MXT_TD60, "Maxtrack i-MXT TD60") |
| /* maintainer: Maxtrack Industrial */ |
| .phys_io = MX27_AIPI_BASE_ADDR, |
| .io_pg_offst = ((MX27_AIPI_BASE_ADDR_VIRT) >> 18) & 0xfffc, |
| .boot_params = MX27_PHYS_OFFSET + 0x100, |
| .map_io = mx27_map_io, |
| .init_irq = mx27_init_irq, |
| .init_machine = mxt_td60_board_init, |
| .timer = &mxt_td60_timer, |
| MACHINE_END |
| |