| /* |
| * Common pmac/prep/chrp pci routines. -- Cort |
| */ |
| |
| #include <linux/kernel.h> |
| #include <linux/pci.h> |
| #include <linux/delay.h> |
| #include <linux/string.h> |
| #include <linux/init.h> |
| #include <linux/capability.h> |
| #include <linux/sched.h> |
| #include <linux/errno.h> |
| #include <linux/bootmem.h> |
| #include <linux/irq.h> |
| #include <linux/list.h> |
| #include <linux/of.h> |
| #include <linux/slab.h> |
| |
| #include <asm/processor.h> |
| #include <asm/io.h> |
| #include <asm/prom.h> |
| #include <asm/sections.h> |
| #include <asm/pci-bridge.h> |
| #include <asm/byteorder.h> |
| #include <asm/uaccess.h> |
| |
| #undef DEBUG |
| |
| unsigned long isa_io_base; |
| unsigned long pci_dram_offset; |
| static int pci_bus_count; |
| |
| struct device_node *pcibios_get_phb_of_node(struct pci_bus *bus) |
| { |
| struct pci_controller *hose = bus->sysdata; |
| |
| return of_node_get(hose->dn); |
| } |
| |
| static void __devinit pcibios_scan_phb(struct pci_controller *hose) |
| { |
| struct pci_bus *bus; |
| struct device_node *node = hose->dn; |
| unsigned long io_offset; |
| struct resource *res = &hose->io_resource; |
| |
| pr_debug("PCI: Scanning PHB %s\n", |
| node ? node->full_name : "<NO NAME>"); |
| |
| /* Create an empty bus for the toplevel */ |
| bus = pci_create_bus(hose->parent, hose->first_busno, hose->ops, hose); |
| if (bus == NULL) { |
| printk(KERN_ERR "Failed to create bus for PCI domain %04x\n", |
| hose->global_number); |
| return; |
| } |
| bus->secondary = hose->first_busno; |
| hose->bus = bus; |
| |
| /* Fixup IO space offset */ |
| io_offset = (unsigned long)hose->io_base_virt - isa_io_base; |
| res->start = (res->start + io_offset) & 0xffffffffu; |
| res->end = (res->end + io_offset) & 0xffffffffu; |
| |
| /* Wire up PHB bus resources */ |
| pcibios_setup_phb_resources(hose); |
| |
| /* Scan children */ |
| hose->last_busno = bus->subordinate = pci_scan_child_bus(bus); |
| } |
| |
| static int __init pcibios_init(void) |
| { |
| struct pci_controller *hose, *tmp; |
| int next_busno = 0; |
| |
| printk(KERN_INFO "PCI: Probing PCI hardware\n"); |
| |
| /* Scan all of the recorded PCI controllers. */ |
| list_for_each_entry_safe(hose, tmp, &hose_list, list_node) { |
| hose->last_busno = 0xff; |
| pcibios_scan_phb(hose); |
| printk(KERN_INFO "calling pci_bus_add_devices()\n"); |
| pci_bus_add_devices(hose->bus); |
| if (next_busno <= hose->last_busno) |
| next_busno = hose->last_busno + 1; |
| } |
| pci_bus_count = next_busno; |
| |
| /* Call common code to handle resource allocation */ |
| pcibios_resource_survey(); |
| |
| return 0; |
| } |
| |
| subsys_initcall(pcibios_init); |
| |
| static struct pci_controller* |
| pci_bus_to_hose(int bus) |
| { |
| struct pci_controller *hose, *tmp; |
| |
| list_for_each_entry_safe(hose, tmp, &hose_list, list_node) |
| if (bus >= hose->first_busno && bus <= hose->last_busno) |
| return hose; |
| return NULL; |
| } |
| |
| /* Provide information on locations of various I/O regions in physical |
| * memory. Do this on a per-card basis so that we choose the right |
| * root bridge. |
| * Note that the returned IO or memory base is a physical address |
| */ |
| |
| long sys_pciconfig_iobase(long which, unsigned long bus, unsigned long devfn) |
| { |
| struct pci_controller *hose; |
| long result = -EOPNOTSUPP; |
| |
| hose = pci_bus_to_hose(bus); |
| if (!hose) |
| return -ENODEV; |
| |
| switch (which) { |
| case IOBASE_BRIDGE_NUMBER: |
| return (long)hose->first_busno; |
| case IOBASE_MEMORY: |
| return (long)hose->pci_mem_offset; |
| case IOBASE_IO: |
| return (long)hose->io_base_phys; |
| case IOBASE_ISA_IO: |
| return (long)isa_io_base; |
| case IOBASE_ISA_MEM: |
| return (long)isa_mem_base; |
| } |
| |
| return result; |
| } |