blob: f5fa8caa70e5d0990a269c3b514ae30fc929b4ac [file] [log] [blame]
/*
* Copyright (c) 2011, Code Aurora Forum. All rights reserved.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and
* only version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*/
#ifndef __ARCH_ARM_MACH_MSM_INCLUDE_MACH_RPM_REGULATOR_9615_H
#define __ARCH_ARM_MACH_MSM_INCLUDE_MACH_RPM_REGULATOR_9615_H
/* Pin control input signals. */
#define RPM_VREG_PIN_CTRL_PM8018_D1 0x01
#define RPM_VREG_PIN_CTRL_PM8018_A0 0x02
#define RPM_VREG_PIN_CTRL_PM8018_A1 0x04
#define RPM_VREG_PIN_CTRL_PM8018_A2 0x08
/**
* enum rpm_vreg_pin_fn_9615 - RPM regulator pin function choices
* %RPM_VREG_PIN_FN_9615_DONT_CARE: do not care about pin control state of
* the regulator; allow another master
* processor to specify pin control
* %RPM_VREG_PIN_FN_9615_ENABLE: pin control switches between disable and
* enable
* %RPM_VREG_PIN_FN_9615_MODE: pin control switches between LPM and HPM
* %RPM_VREG_PIN_FN_9615_SLEEP_B: regulator is forced into LPM when
* sleep_b signal is asserted
* %RPM_VREG_PIN_FN_9615_NONE: do not use pin control for the regulator
* and do not allow another master to
* request pin control
*
* The pin function specified in platform data corresponds to the active state
* pin function value. Pin function will be NONE until a consumer requests
* pin control to be enabled.
*/
enum rpm_vreg_pin_fn_9615 {
RPM_VREG_PIN_FN_9615_DONT_CARE,
RPM_VREG_PIN_FN_9615_ENABLE,
RPM_VREG_PIN_FN_9615_MODE,
RPM_VREG_PIN_FN_9615_SLEEP_B,
RPM_VREG_PIN_FN_9615_NONE,
};
/**
* enum rpm_vreg_force_mode_9615 - RPM regulator force mode choices
* %RPM_VREG_FORCE_MODE_9615_PIN_CTRL: allow pin control usage
* %RPM_VREG_FORCE_MODE_9615_NONE: do not force any mode
* %RPM_VREG_FORCE_MODE_9615_LPM: force into low power mode
* %RPM_VREG_FORCE_MODE_9615_AUTO: allow regulator to automatically select
* its own mode based on realtime current
* draw (only available for SMPS
* regulators)
* %RPM_VREG_FORCE_MODE_9615_HPM: force into high power mode
* %RPM_VREG_FORCE_MODE_9615_BYPASS: set regulator to use bypass mode, i.e.
* to act as a switch and not regulate
* (only available for LDO regulators)
*
* Force mode is used to override aggregation with other masters and to set
* special operating modes.
*/
enum rpm_vreg_force_mode_9615 {
RPM_VREG_FORCE_MODE_9615_PIN_CTRL = 0,
RPM_VREG_FORCE_MODE_9615_NONE = 0,
RPM_VREG_FORCE_MODE_9615_LPM,
RPM_VREG_FORCE_MODE_9615_AUTO, /* SMPS only */
RPM_VREG_FORCE_MODE_9615_HPM,
RPM_VREG_FORCE_MODE_9615_BYPASS, /* LDO only */
};
/**
* enum rpm_vreg_power_mode_9615 - power mode for SMPS regulators
* %RPM_VREG_POWER_MODE_9615_HYSTERETIC: Use hysteretic mode for HPM and when
* usage goes high in AUTO
* %RPM_VREG_POWER_MODE_9615_PWM: Use PWM mode for HPM and when usage
* goes high in AUTO
*/
enum rpm_vreg_power_mode_9615 {
RPM_VREG_POWER_MODE_9615_HYSTERETIC,
RPM_VREG_POWER_MODE_9615_PWM,
};
/**
* enum rpm_vreg_id - RPM regulator ID numbers (both real and pin control)
*/
enum rpm_vreg_id_9615 {
RPM_VREG_ID_PM8018_L2,
RPM_VREG_ID_PM8018_L3,
RPM_VREG_ID_PM8018_L4,
RPM_VREG_ID_PM8018_L5,
RPM_VREG_ID_PM8018_L6,
RPM_VREG_ID_PM8018_L7,
RPM_VREG_ID_PM8018_L8,
RPM_VREG_ID_PM8018_L9,
RPM_VREG_ID_PM8018_L10,
RPM_VREG_ID_PM8018_L11,
RPM_VREG_ID_PM8018_L12,
RPM_VREG_ID_PM8018_L13,
RPM_VREG_ID_PM8018_L14,
RPM_VREG_ID_PM8018_S1,
RPM_VREG_ID_PM8018_S2,
RPM_VREG_ID_PM8018_S3,
RPM_VREG_ID_PM8018_S4,
RPM_VREG_ID_PM8018_S5,
RPM_VREG_ID_PM8018_LVS1,
RPM_VREG_ID_PM8018_MAX_REAL = RPM_VREG_ID_PM8018_LVS1,
/* The following are IDs for regulator devices to enable pin control. */
RPM_VREG_ID_PM8018_L2_PC,
RPM_VREG_ID_PM8018_L3_PC,
RPM_VREG_ID_PM8018_L4_PC,
RPM_VREG_ID_PM8018_L5_PC,
RPM_VREG_ID_PM8018_L6_PC,
RPM_VREG_ID_PM8018_L7_PC,
RPM_VREG_ID_PM8018_L8_PC,
RPM_VREG_ID_PM8018_L13_PC,
RPM_VREG_ID_PM8018_L14_PC,
RPM_VREG_ID_PM8018_S1_PC,
RPM_VREG_ID_PM8018_S2_PC,
RPM_VREG_ID_PM8018_S3_PC,
RPM_VREG_ID_PM8018_S4_PC,
RPM_VREG_ID_PM8018_S5_PC,
RPM_VREG_ID_PM8018_LVS1_PC,
RPM_VREG_ID_PM8018_MAX = RPM_VREG_ID_PM8018_LVS1_PC,
};
/* Minimum high power mode loads in uA. */
#define RPM_VREG_9615_LDO_50_HPM_MIN_LOAD 5000
#define RPM_VREG_9615_LDO_150_HPM_MIN_LOAD 10000
#define RPM_VREG_9615_LDO_300_HPM_MIN_LOAD 10000
#define RPM_VREG_9615_LDO_1200_HPM_MIN_LOAD 10000
#define RPM_VREG_9615_SMPS_1500_HPM_MIN_LOAD 100000
#endif