blob: 3de4d8bea7d712a629bb53e40b0b32f2f4352fe7 [file] [log] [blame]
Bryan Huntsman3f2bc4d2011-08-16 17:27:22 -07001/* Copyright (c) 2010, Code Aurora Forum. All rights reserved.
2 *
3 * This program is free software; you can redistribute it and/or modify
4 * it under the terms of the GNU General Public License version 2 and
5 * only version 2 as published by the Free Software Foundation.
6 *
7 * This program is distributed in the hope that it will be useful,
8 * but WITHOUT ANY WARRANTY; without even the implied warranty of
9 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
10 * GNU General Public License for more details.
11 *
12 */
13
14/*
15cp15_registers.h
16
17DESCRIPTION: define macros for reading and writing to the cp registers
18for the ARMv7
19
20REV/DATE: Fri Mar 18 15:54:32 EST 2005
21*/
22
23#ifndef __cp15_registers__
24#define __cp15_registers__
25
26#include "mcrmrc.h"
27
28#define WCP15_SDER(reg) MCR15(reg, 0, c1, c1, 1)
29/*
30* Performance Monitor Registers
31*/
32#define WCP15_PMACTLR(reg) MCR15(reg, 0, c9, c15, 5)
33#define WCP15_PMCCNTCR(reg) MCR15(reg, 0, c9, c15, 2)
34#define WCP15_PMCCNTR(reg) MCR15(reg, 0, c9, c13, 0)
35#define WCP15_PMCCNTSR(reg) MCR15(reg, 0, c9, c13, 3)
36#define WCP15_PMCNTENCLR(reg) MCR15(reg, 0, c9, c12, 2)
37#define WCP15_PMCNTENSET(reg) MCR15(reg, 0, c9, c12, 1)
38#define WCP15_PMCR(reg) MCR15(reg, 0, c9, c12, 0)
39#define WCP15_PMINTENCLR(reg) MCR15(reg, 0, c9, c14, 2)
40#define WCP15_PMINTENSET(reg) MCR15(reg, 0, c9, c14, 1)
41#define WCP15_PMOVSR(reg) MCR15(reg, 0, c9, c12, 3)
42#define WCP15_PMRLDR(reg) MCR15(reg, 0, c9, c15, 4)
43#define WCP15_PMSELR(reg) MCR15(reg, 0, c9, c12, 5)
44#define WCP15_PMSWINC(reg) MCR15(reg, 0, c9, c12, 4)
45#define WCP15_PMUSERENR(reg) MCR15(reg, 0, c9, c14, 0)
46#define WCP15_PMXEVCNTCR(reg) MCR15(reg, 0, c9, c15, 0)
47#define WCP15_PMXEVCNTR(reg) MCR15(reg, 0, c9, c13, 2)
48#define WCP15_PMXEVCNTSR(reg) MCR15(reg, 0, c9, c15, 1)
49#define WCP15_PMXEVTYPER(reg) MCR15(reg, 0, c9, c13, 1)
50#define WCP15_LPM0EVTYPER(reg) MCR15(reg, 0, c15, c0, 0)
51#define WCP15_LPM1EVTYPER(reg) MCR15(reg, 1, c15, c0, 0)
52#define WCP15_LPM2EVTYPER(reg) MCR15(reg, 2, c15, c0, 0)
53#define WCP15_LPM3EVTYPER(reg) MCR15(reg, 3, c15, c0, 0)
54#define WCP15_L2LPMEVTYPER(reg) MCR15(reg, 3, c15, c2, 0)
55#define WCP15_VLPMEVTYPER(reg) MCR15(reg, 7, c11, c0, 0)
56#define WCP15_L2VR3F1(reg) MCR15(reg, 3, c15, c15, 1)
57
58/*
59* READ the registers
60*/
61#define RCP15_SDER(reg) MRC15(reg, 0, c1, c1, 1)
62/*
63* Performance Monitor Registers
64*/
65#define RCP15_PMACTLR(reg) MRC15(reg, 0, c9, c15, 5)
66#define RCP15_PMCCNTCR(reg) MRC15(reg, 0, c9, c15, 2)
67#define RCP15_PMCCNTR(reg) MRC15(reg, 0, c9, c13, 0)
68#define RCP15_PMCCNTSR(reg) MRC15(reg, 0, c9, c13, 3)
69#define RCP15_PMCNTENCLR(reg) MRC15(reg, 0, c9, c12, 2)
70#define RCP15_PMCNTENSET(reg) MRC15(reg, 0, c9, c12, 1)
71#define RCP15_PMCR(reg) MRC15(reg, 0, c9, c12, 0)
72#define RCP15_PMINTENCLR(reg) MRC15(reg, 0, c9, c14, 2)
73#define RCP15_PMINTENSET(reg) MRC15(reg, 0, c9, c14, 1)
74#define RCP15_PMOVSR(reg) MRC15(reg, 0, c9, c12, 3)
75#define RCP15_PMRLDR(reg) MRC15(reg, 0, c9, c15, 4)
76#define RCP15_PMSELR(reg) MRC15(reg, 0, c9, c12, 5)
77#define RCP15_PMSWINC(reg) MRC15(reg, 0, c9, c12, 4)
78#define RCP15_PMUSERENR(reg) MRC15(reg, 0, c9, c14, 0)
79#define RCP15_PMXEVCNTCR(reg) MRC15(reg, 0, c9, c15, 0)
80#define RCP15_PMXEVCNTR(reg) MRC15(reg, 0, c9, c13, 2)
81#define RCP15_PMXEVCNTSR(reg) MRC15(reg, 0, c9, c15, 1)
82#define RCP15_PMXEVTYPER(reg) MRC15(reg, 0, c9, c13, 1)
83#define RCP15_LPM0EVTYPER(reg) MRC15(reg, 0, c15, c0, 0)
84#define RCP15_LPM1EVTYPER(reg) MRC15(reg, 1, c15, c0, 0)
85#define RCP15_LPM2EVTYPER(reg) MRC15(reg, 2, c15, c0, 0)
86#define RCP15_LPM3EVTYPER(reg) MRC15(reg, 3, c15, c0, 0)
87#define RCP15_L2LPMEVTYPER(reg) MRC15(reg, 3, c15, c2, 0)
88#define RCP15_VLPMEVTYPER(reg) MRC15(reg, 7, c11, c0, 0)
89#define RCP15_CONTEXTIDR(reg) MRC15(reg, 0, c13, c0, 1)
90#define RCP15_L2CR0(reg) MRC15(reg, 3, c15, c0, 1)
91#define RCP15_L2VR3F1(reg) MRC15(reg, 3, c15, c15, 1)
92
93#endif
94